DSPIC30F2012-30I/SP Microchip Technology, DSPIC30F2012-30I/SP Datasheet
DSPIC30F2012-30I/SP
Specifications of DSPIC30F2012-30I/SP
Available stocks
Related parts for DSPIC30F2012-30I/SP
DSPIC30F2012-30I/SP Summary of contents
Page 1
... Microchip corporate web site (www.microchip.com). TABLE 1: SILICON DEVREV VALUES Part Number dsPIC30F2011 dsPIC30F2012 Note 1: The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory. 2: Refer to the “dsPIC30F Flash Programming Specification” (DS70102) for detailed information on Device and Revision IDs for your specific device. © ...
Page 2
... The 10-bit slave does not set the RBF flag or load the I2CxRCV register on address match if the Least Significant bits (LSbs) of the address are the same as the 7-bit reserved addresses. 2 The I C module loses incoming data bytes when operating slave. Affected (1) Revisions A1 — © 2010 Microchip Technology Inc. ...
Page 3
... Current 20. Consumption in Sleep Mode Note 1: Only those issues indicated in the last column apply to the current silicon revision. © 2010 Microchip Technology Inc. dsPIC30F2011/2012 Issue Summary 2 When the I C module is configured for 10-bit addressing using the same address bits (A10 and A9) as other I devices, the A10 and A9 bits may not work as expected ...
Page 4
... For applications using C language, MPLAB C30 versions 1.20.04 or higher provide the following command-line switch that implements a work around for the erratum. -merrata=psv Refer to the “readme.txt” file in the MPLAB C30 v1.20.04 toolsuite for further details. Affected Silicon Revisions A1 X © 2010 Microchip Technology Inc. ...
Page 5
... Interrupt 1 flag is cleared 2. Interrupt 1 occurs between 2 and 4 instruction cycles after any of the operations listed above. © 2010 Microchip Technology Inc. Work arounds Work around 1: For Assembly Language Source Code The user may disable interrupt nesting, disable interrupts before modifying the Interrupt 1 set- ting or execute a DISI instruction before modi- fying the CPU IPL or Interrupt 1 ...
Page 6
... SET_AND_SAVE_CPU_IPL (save_sr, 7);\ x; \ RESTORE_CPU_IPL (save_sr); } (void INTERRUPT_PROTECT (IEC0bits.U1TXIE=0); Note: If you are using a MPLAB C30 compiler version earlier than version 1.32, you may still use the macros by adding them to your application. Affected Silicon Revisions A1 X DS80450D-page 6 © 2010 Microchip Technology Inc. ...
Page 7
... Affected Silicon Revisions A1 X © 2010 Microchip Technology Inc. dsPIC30F2011/2012 8. Module: ADC ADC event triggers from the INT0 pin will not wake-up the device from Sleep mode if the SMPI bits are non-zero. This means that if the ADC is ...
Page 8
... GotoSleep( ) function call. This ensures that the device continues executing the correct code sequence after waking up from Sleep mode. Example 6 described above. ; Ensure flag is reset ; Return from Interrupt Service Routine the function call would be demonstrates the work around © 2010 Microchip Technology Inc. ...
Page 9
... Note: The above work around is recommended for users for whom application hardware changes are not possible. © 2010 Microchip Technology Inc. dsPIC30F2011/2012 Work around 3: Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 32 kHz Low-Power (LP) Oscillator with a 64:1 postscaler mode ...
Page 10
... If the user application enables the auto-baud feature in the UART module, the I/O pin multiplexed with the IC1 (Input Capture) pin cannot be used as a digital input. However, the external interrupt function (INT1) can be used. Work around None. Affected Silicon Revisions A1 X © 2010 Microchip Technology Inc. ...
Page 11
... RBF and I2COV bits are already set due to data 2 transfers between other I C nodes. © 2010 Microchip Technology Inc. dsPIC30F2011/2012 2. Check the status of the D_A flag and the I2COV flag in the I2CSTAT register when 2 executing the I C slave service routine ...
Page 12
... C bus, and can cause 2 C module are set to values ‘1’ and 2 C module and the first data 2 C masters should be synchro module to be initialized 2 C module is with other modules that have 2 C module module. © 2010 Microchip Technology Inc. ...
Page 13
... ADC module by setting the ADC Module Disable bit in the corresponding Peripheral Module (PMDx) register, prior to executing a PWRSAV #0 instruction. Affected Silicon Revisions A1 X © 2010 Microchip Technology Inc. specifications Disable dsPIC30F2011/2012 DS80450D-page 13 ...
Page 14
... Standard Operating Conditions: 3.3V and 5.0V (±10%) (unless otherwise stated) Operating temperature Min Typ Max V — 0.8 SS 2.1 — -40°C ≤ T ≤ +85°C for Industrial A -40°C ≤ T ≤ +125°C for Extended A Units Conditions V SMbus enabled V SMbus enabled © 2010 Microchip Technology Inc. ...
Page 15
... Updated silicon issue 5 (Interrupt Controller). Rev C Document (2/2010) Updated silicon issue 5 (Interrupt Controller). Rev D Document (6/2010) Added silicon issue 20 (ADC) and data sheet clarification 1 (DC Characteristics: I/O Pin Input Specifications). © 2010 Microchip Technology Inc. dsPIC30F2011/2012 DS80450D-page 15 ...
Page 16
... NOTES: DS80450D-page 16 © 2010 Microchip Technology Inc. ...
Page 17
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 18
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2010 Microchip Technology Inc. 01/05/10 ...