PIC18F4420-I/P Microchip Technology, PIC18F4420-I/P Datasheet - Page 2

• Manufacturer Part Number: PIC18F4420-I/P
• Description: IC MCU FLASH 8KX16 40DIP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F4420-I/P

• Program Memory Type: FLASH
• Program Memory Size: 16KB (8K x 16)
• Package / Case: 40-DIP (0.600", 15.24mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 36
• Eeprom Size: 256 x 8
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 13x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: MSSP/SPI/I2C/PSP/USART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 36
• Number Of Timers: 4
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 13-ch x 10-bit
• Package: 40PDIP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DVA18XP400 - DEVICE ADAPTER 18F4220 PDIP 40LD444-1001 - DEMO BOARD FOR PICMICRO MCUACICE0206 - ADAPTER MPLABICE 40P 600 MIL
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F2420/2520/4420/4520
2. Module: MSSP
3. Module: Timer1 and Timer3
EXAMPLE 1:
DS80288G-page 2
CLRF
MOVLW
MOVWF
With MSSP in SPI Master mode, F
Timer2/2 clock rate, and CKE = 0, a write collision
may occur if SSPBUF is loaded immediately after
the transfer is complete. A delay may be required
after the MSSP Interrupt Flag bit, SSPIF, is set or
the Buffer Full bit, BF, is set and before writing
SSPBUF. If the delay is insufficiently short, a write
collision may occur, as indicated by the WCOL bit
being set.
Work around
Add a software delay of one SCK period after
detecting the completed transfer and prior to
updating the SSPBUF contents. Verify the WCOL
bit is clear after writing SSPBUF. If the WCOL is
set, clear the bit in software and rewrite the
SSPBUF register.
Date Codes that pertain to this issue:
All engineering and production devices.
For Timer1 or Timer3, if the TMRxH and TMRxL
registers are written to in consecutive instruction
cycles, the timer may not be updated with the
correct value when configured for externally
clocked 8-Bit Asynchronous mode (T1CON<7:0>
or T3CON<7:0> = 0xxx x111).
Work around
Insert a delay of one or more instruction cycles
between writes to TMRxH and TMRxL. This delay
can be a NOP, or any instruction that does not
access the Timer registers (Example 1).
Date Codes that pertain to this issue:
All engineering and production devices.
TMR1H
T1Offset
TMR1L
; 1 Tcy delay
OSC
/64 or
4. Module: ECCP (PWM Mode)
5. Module: Power-up Timer
Note:
When configured for half-bridge operation with
dead band (CCPxCON<7:6> = 10), the PWM out-
put may be corrupted for certain values of the
PWM duty cycle. This occurs when these
additional criteria are also met:
• a non-zero, dead-band delay is specified
• the duty cycle has a value of 0 through 3, or
Work around
None.
Date Codes that pertain to this issue:
All engineering and production devices.
The Power-up Timer (PWRT) may not function as
expected during a Power-on Reset (POR) when
the Brown-out Reset (BOR) is disabled.
Work around
Use either of the following work arounds:
• Enable the BOR using any desired mode and
• If BOR operation is not desired:
Date Codes that pertain to this issue:
All engineering and production devices.
(PDC6:PDC0 > 0); and
4n + 3 (n ≥ 1).
setpoint.
- Configure the BOR using BOREN<1:0> = 01
- Configure the BOR for the lowest voltage
In this configuration, the SBOREN bit resets to
‘1’, enabling the BOR.
- When code execution begins following all
(CONFIG2L<2:1>) – BOR controlled by
SBOREN.
setpoint by clearing the BORV<1:0> bits
(CONFIG2L<4:3>).
Resets, disable the BOR by clearing the
SBOREN bit (RCON<6>).
The ECCP module is implemented only in
40/44-pin devices.
© 2007 Microchip Technology Inc.