AT89C51IC2-SLRIL Atmel, AT89C51IC2-SLRIL Datasheet - Page 130
![IC MCU FLASH 8051 32K 3V 44-PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
AT89C51IC2-SLRIL
Manufacturer Part Number
AT89C51IC2-SLRIL
Description
IC MCU FLASH 8051 32K 3V 44-PLCC
Manufacturer
Atmel
Series
89Cr
Datasheet
1.AT89C51IC2-SLRIM.pdf
(147 pages)
Specifications of AT89C51IC2-SLRIL
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
34
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Other names
AT89C51IC2SLRILTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
DC Parameters for Low
Voltage
T
T
Notes:
130
A
A
Symbol
= 0°C to +70°C; V
= -40°C to +85°C; V
I
I
I
CCIDLE
CCProg
V
R
V
V
V
CCOP
V
C
V
V
I
I
I
I
OL1
OH1
RST
PD
TL
IH1
OH
OL
IL
LI
IL
IH
IO
1. Operating I
2. Idle I
3. Power Down I
4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V
5. Typical are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and
6. Under steady state (non-transient) conditions, I
AT89C51IC2
Parameter
Input Low Voltage
Input High Voltage except RST, XTAL1
Input High Voltage, RST, XTAL1
Output Low Voltage, ports 1, 2, 3, 4
Output Low Voltage, port 0, ALE, PSEN
Output High Voltage, ports 1, 2, 3, 4
Output High Voltage, port 0, ALE, PSEN
Logical 0 Input Current ports 1, 2, 3, 4
Input Leakage Current for P0 only
Logical 1 to 0 Transition Current, ports 1, 2, 3,
RST Pulldown Resistor
Capacitance of I/O Buffer
Power Down Current
Power Supply Current on normal mode
Power Supply Current on idle mode
Power Supply Current during flash Write / Erase
V
V
53).
0.5V; XTAL2 N.C; Port 0 = V
ure 55).
and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0
transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed
0.45V with maxi V
5V.
Maximum I
Maximum I
Port 0: 26 mA
Ports 1, 2 and 3: 15 mA
Maximum total I
SS
IH
= V
+ 0.5V,
CC
CC
is measured with all output pins disconnected; XTAL1 driven with T
- 0.5V; XTAL2 N.C.; EA = RST = Port 0 = V
SS
OL
OL
CC
SS
= 0V; V
per port pin: 10 mA
per 8-bit port:
CC
is measured with all output pins disconnected; XTAL1 driven with T
= 0V; V
OL
is measured with all output pins disconnected; EA = V
OL
for all output pins: 71 mA
peak 0.6V. A Schmitt Trigger use is not necessary.
CC
CC
= 2.7V to 3.6V; F = 0to 48 MHz
= 2.7V to 3.6V; F = 0 to 48 MHz
CC
(6)
; EA = RST = V
(6)
0.2 V
SS
0.7 V
0.9 V
0.9 V
OL
Min
-0.5
CC
50
(see Figure 54).
must be externally limited as follows:
+ 0.9
CC
CC
CC
CC
. I
Frequency
CC
(MHz) +
200
10
0.4 x
Typ
would be slightly higher if a crystal oscillator used (see Figure
20
(5)
(5)
0.4 x Frequency (MHz) + 5
0.3 x Frequency (MHz) + 5
SS
, PORT 0 = V
CLCH
0.2 V
V
V
, T
CC
CC
Max
-650
0.45
0.45
±10
250
-50
10
50
CC
CLCH
CHCL
+ 0.5
+ 0.5
- 0.1
, T
CC
= 5 ns, V
CHCL
; XTAL2 NC.; RST = V
= 5 ns (see Figure 56.), V
IL
Unit
= V
mA
mA
mA
µA
µA
µA
kΩ
µA
pF
V
V
V
V
V
V
V
OL
SS
s of ALE and Ports 1
Test Conditions
I
I
I
I
V
0.45V < V
V
Fc = 3 MHz
T
V
3.6V
V
V
V
+ 0.5V, V
OL
OL
OH
OH
A
IN
IN
CC
CC
CC
CC
= 25°C
= 0.8 mA
= 1.6 mA
= -10 µA
= -40 µA
4301D–8051–02/08
= 0.45 V
= 2.0V
= 2.7V to
= 3.6 V
= 3.6 V
= 5.5V
(3)
SS
IN
IH
(see Fig-
(8)
(1)
(2)
< V
(4)
(4)
= V
CC
CC
IL
=
-