PIC16LF876A-I/SS Microchip Technology, PIC16LF876A-I/SS Datasheet - Page 46
![IC MCU FLASH 8KX14 EE A/D 28SSOP](/photos/6/81/68119/150-28-ssop_sml.jpg)
PIC16LF876A-I/SS
Manufacturer Part Number
PIC16LF876A-I/SS
Description
IC MCU FLASH 8KX14 EE A/D 28SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Specifications of PIC16LF876A-I/SS
Core Size
8-Bit
Program Memory Size
14KB (8K x 14)
Core Processor
PIC
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SSOP
Controller Family/series
PIC16LF
No. Of I/o's
22
Eeprom Memory Size
256Byte
Ram Memory Size
368Byte
Cpu Speed
20MHz
No. Of Timers
3
Package
28SSOP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
22
Interface Type
I2C/SPI/USART
On-chip Adc
5-chx10-bit
Number Of Timers
3
Core
PIC
Processor Series
PIC16LF
Maximum Clock Frequency
20 MHz
Data Ram Size
368 B
Data Rom Size
256 B
Mounting Style
SMD/SMT
Height
1.75 mm
Length
10.2 mm
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
5.3 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
PIC16LF876AI/SS
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16LF876A-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC16F87XA
4.2
PORTB is an 8-bit wide, bidirectional port. The corre-
sponding data direction register is TRISB. Setting a
TRISB bit (= 1) will make the corresponding PORTB
pin an input (i.e., put the corresponding output driver in
a High-Impedance mode). Clearing a TRISB bit (= 0)
will make the corresponding PORTB pin an output (i.e.,
put the contents of the output latch on the selected pin).
Three pins of PORTB are multiplexed with the In-Circuit
Debugger and Low-Voltage Programming function:
RB3/PGM, RB6/PGC and RB7/PGD. The alternate
functions of these pins are described in Section 14.0
“Special Features of the CPU”.
Each of the PORTB pins has a weak internal pull-up. A
single control bit can turn on all the pull-ups. This is per-
formed by clearing bit RBPU (OPTION_REG<7>). The
weak pull-up is automatically turned off when the port
pin is configured as an output. The pull-ups are
disabled on a Power-on Reset.
FIGURE 4-4:
Four of the PORTB pins, RB7:RB4, have an interrupt-
on-change feature. Only pins configured as inputs can
cause this interrupt to occur (i.e., any RB7:RB4 pin
configured as an output is excluded from the interrupt-
on-change comparison). The input pins (of RB7:RB4)
are compared with the old value latched on the last
read of PORTB. The “mismatch” outputs of RB7:RB4
are OR’ed together to generate the RB port change
interrupt with flag bit RBIF (INTCON<0>).
DS39582B-page 44
Note 1: I/O pins have diode protection to V
RBPU
Data Bus
WR Port
WR TRIS
RD TRIS
RD Port
RB0/INT
RB3/PGM
2: To enable weak pull-ups, set the appropriate TRIS
(2)
PORTB and the TRISB Register
bit(s) and clear the RBPU bit (OPTION_REG<7>).
TRIS Latch
Data Latch
D
D
CK
CK
Schmitt Trigger
Buffer
BLOCK DIAGRAM OF
RB3:RB0 PINS
Q
Q
Q
EN
D
TTL
Input
Buffer
DD
and V
V
RD Port
P
DD
I/O pin
Weak
Pull-up
SS
.
(1)
This interrupt can wake the device from Sleep. The
user, in the Interrupt Service Routine, can clear the
interrupt in the following manner:
a)
b)
A mismatch condition will continue to set flag bit RBIF.
Reading PORTB will end the mismatch condition and
allow flag bit RBIF to be cleared.
The interrupt-on-change feature is recommended for
wake-up on key depression operation and operations
where PORTB is only used for the interrupt-on-change
feature. Polling of PORTB is not recommended while
using the interrupt-on-change feature.
This interrupt-on-mismatch feature, together with soft-
ware configurable pull-ups on these four pins, allow
easy interface to a keypad and make it possible for
wake-up on key depression. Refer to the application
note, AN552, “Implementing Wake-up on Key Stroke”
(DS00552).
RB0/INT is an external interrupt input pin and is
configured using the INTEDG bit (OPTION_REG<6>).
RB0/INT is discussed in detail in Section 14.11.1 “INT
Interrupt”.
FIGURE 4-5:
Note 1: I/O pins have diode protection to V
RBPU
Data Bus
WR Port
WR TRIS
RD TRIS
RD Port
Set RBIF
RB7:RB6
In Serial Programming Mode
Any read or write of PORTB. This will end the
mismatch condition.
Clear flag bit RBIF.
From other
RB7:RB4 pins
2: To enable weak pull-ups, set the appropriate TRIS
(2)
bit(s) and clear the RBPU bit (OPTION_REG<7>).
TRIS Latch
Data Latch
D
D
CK
CK
Q
Q
BLOCK DIAGRAM OF
RB7:RB4 PINS
2003 Microchip Technology Inc.
Q
Q
Latch
EN
EN
D
D
TTL
Input
Buffer
DD
and V
V
P
DD
Weak
Pull-up
RD Port
I/O pin
SS
Buffer
.
Q1
Q3
ST
(1)