AT89C5130A-RDTUM Atmel, AT89C5130A-RDTUM Datasheet - Page 139
![IC 8051 MCU FLASH 16K USB 64VQFP](/photos/6/81/68127/313-64-vqfp_sml.jpg)
AT89C5130A-RDTUM
Manufacturer Part Number
AT89C5130A-RDTUM
Description
IC 8051 MCU FLASH 16K USB 64VQFP
Manufacturer
Atmel
Series
AT89C513xr
Datasheet
1.AT89C5130A-PUTUM.pdf
(188 pages)
Specifications of AT89C5130A-RDTUM
Core Processor
C52X2
Core Size
8-Bit
Speed
48MHz
Connectivity
I²C, SPI, UART/USART, USB
Peripherals
LED, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
1.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Processor Series
AT89x
Core
8051
Data Bus Width
8 bit
Data Ram Size
1.25 KB
Interface Type
2-Wire, EUART, SPI, USB
Maximum Clock Frequency
48 MHz
Number Of Programmable I/os
34
Number Of Timers
16 bit
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
AT89STK-05
Minimum Operating Temperature
- 40 C
Package
64VQFP
Device Core
8051
Family Name
89C
Maximum Speed
48 MHz
For Use With
AT89OCD-01 - USB EMULATOR FOR AT8XC51 MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
21.11 USB Registers
4337K–USB–04/08
Table 21-3.
Reset Value = 00h
Bit Number
USBE
7
7
6
5
4
3
2
1
0
SUSPCLK
Bit Mnemonic
USBCON Register
USBCON (S:BCh)
USB Global Control Register
SDRMWUP
SUSPCLK
RMWUPE
DETACH
FADDEN
UPRSM
CONFG
6
USBE
SDRMWUP
5
Description
USB Enable
Set this bit to enable the USB controller.
Clear this bit to disable and reset the USB controller, to disable the USB
transceiver an to disable the USB controller clock inputs.
Suspend USB Clock
Set this bit to disable the 48 MHz clock input (Resume Detection is still active).
Clear this bit to enable the 48 MHz clock input.
Send Remote Wake Up
Set this bit to force an external interrupt on the USB controller for Remote Wake
UP purpose.
An upstream resume is send only if the bit RMWUPE is set, all USB clocks are
enabled AND the USB bus was in SUSPEND state for at least 5 ms. See UPRSM
below.
This bit is cleared by software.
Detach Command
Set this bit to simulate a Detach on the USB line. The V
state.
Clear this bit to maintain V
Upstream Resume (read only)
This bit is set by hardware when SDRMWUP has been set and if RMWUPE is
enabled.
This bit is cleared by hardware after the upstream resume has been sent.
Remote Wake-Up Enable
Set this bit to enabled request an upstream resume signaling to the host.
Clear this bit otherwise.
Note: Do not set this bit if the host has not set the DEVICE_REMOTE_WAKEUP
feature for the device.
Configured
This bit will be set by the device firmware after a SET_CONFIGURATION request
with a non-zero value has been correctly processed.
It will be cleared by the device firmware when a SET_CONFIGURATION request
with a zero value is received. It is cleared by hardware on hardware reset or when
an USB reset is detected on the bus (SE0 state for at least 32 Full Speed bit times:
typically 2.7 µs).
Function Address Enable
This bit will be set by the device firmware after a successful status phase of a
SET_ADDRESS transaction.
It will not be cleared afterwards by the device firmware. It is cleared by hardware
on hardware reset or when an USB reset is received (see above). When this bit is
cleared, the default function address is used (0).
DETACH
4
REF
UPRSM
3
at high level.
AT89C5130A/31A-M
RMWUPE
2
REF
CONFG
pin is then in a floating
1
FADDEN
0
139