PIC24HJ64GP510-I/PT Microchip Technology, PIC24HJ64GP510-I/PT Datasheet - Page 116
![IC PIC MCU FLASH 32KX16 100TQFP](/photos/12/13/121330/c04-100-tqfp_sml.jpg)
PIC24HJ64GP510-I/PT
Manufacturer Part Number
PIC24HJ64GP510-I/PT
Description
IC PIC MCU FLASH 32KX16 100TQFP
Manufacturer
Microchip Technology
Series
PIC® 24Hr
Datasheets
1.PIC24HJ12GP201-ISO.pdf
(84 pages)
2.PIC24HJ64GP206-IPT.pdf
(292 pages)
3.PIC24HJ64GP206-IPT.pdf
(8 pages)
4.PIC24HJ64GP206-IPT.pdf
(20 pages)
5.PIC24HJ64GP206-IPT.pdf
(26 pages)
6.PIC24HJ128GP306-IPT.pdf
(288 pages)
Specifications of PIC24HJ64GP510-I/PT
Core Size
16-Bit
Program Memory Size
64KB (22K x 24)
Core Processor
PIC
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
85
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFQFP
Controller Family/series
PIC24
No. Of I/o's
85
Ram Memory Size
8KB
Cpu Speed
40MIPS
No. Of Timers
13
No. Of Pwm Channels
8
Processor Series
PIC24HJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
CAN, I2C, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
85
Number Of Timers
13
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 32 Channel
A/d Bit Size
12 bit
A/d Channels Available
32
Height
1 mm
Length
12 mm
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Width
12 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
876-1004 - PIC24 BREAKOUT BOARDAC164333 - MODULE SKT FOR PM3 100QFPDM300024 - KIT DEMO DSPICDEM 1.1MA240012 - MODULE PLUG-IN PIC24H 100QFPDV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC24HJ64GP510-I/PT
Manufacturer:
Microchip
Quantity:
104
Company:
Part Number:
PIC24HJ64GP510-I/PT
Manufacturer:
MICROCHIP
Quantity:
455
Company:
Part Number:
PIC24HJ64GP510-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC24H
7.2.5
Each DMA channel can be configured for One-Shot or
Continuous mode operation.
If MODE<0> (DMAxCON<0>) is clear, the channel
operates in Continuous mode.
When all data has been moved (i.e., buffer end has
been detected), the channel is automatically reconfig-
ured for subsequent use. During the last data transfer,
the next Effective Address generated will be the origi-
nal start address (from the selected DMAxSTA or
DMAxSTB register). If the HALF bit (DMAxCON<12>)
is clear, the transfer complete interrupt flag (DMAxIF)
is set. If the HALF bit is set, DMAxIF will not be set at
this time and the channel will remain enabled.
If MODE<0> is set, the channel operates in One-Shot
mode. When all data has been moved (i.e., buffer end
has been detected), the channel is automatically dis-
abled. During the last data transfer, no new Effective
Address is generated and the DMA RAM Address
register retains the last DMA RAM address that was
accessed. If the HALF bit is clear, the DMAxIF bit is
set. If the HALF bit is set, the DMAxIF will not be set at
this time and the channel is automatically disabled.
7.2.6
When the MODE<1> bit (DMAxCON<1>) is set by the
user, Ping-Pong mode is enabled.
In this mode, successive block transfers alternately
select DMAxSTA and DMAxSTB as the DMA RAM
start address. In this way, a single DMA channel can
be used to support two buffers of the same length in
DMA RAM. Using this technique maximizes data
throughput by allowing the CPU time to process one
buffer while the other is being loaded.
7.2.7
A manual DMA request can be created by setting the
FORCE bit (DMAxREQ<15>) in software. If already
enabled, the corresponding DMA channel executes a
single data element transfer rather than a block transfer.
The FORCE bit is cleared by hardware when the
forced DMA transfer is complete and cannot be
cleared by the user. Any attempt to set this bit prior to
completion of a DMA request that is underway will
have no effect.
The manual DMA transfer function is a one-time event.
The DMA channel always reverts to normal operation
(i.e., based on hardware DMA requests) after a forced
(manual) transfer.
This mode provides the user a straightforward method
of initiating a block transfer. For example, using
Manual mode to transfer the first data element into a
serial peripheral allows subsequent data within the
buffer to be moved automatically by the DMAC using a
‘transmit buffer empty’ DMA request.
DS70175C-page 114
CONTINUOUS OR ONE-SHOT
OPERATION
PING-PONG MODE
MANUAL TRANSFER MODE
Preliminary
7.2.8
Each DMA channel can select between one of 128
interrupt sources to be a DMA request for that chan-
nel, based on the contents of the IRQSEL<6:0> bits
(DMAxREQ<6:0>. The available interrupt sources are
device dependent. Please refer to Table 7-1 for IRQ
numbers associated with each of the interrupt sources
that can generate a DMA transfer.
7.3
Each DMA channel can generate an independent
‘block transfer complete’ (HALF = 0) or ‘half block
transfer complete’ (HALF = 1) interrupt. Every DMA
channel has its own interrupt vector and therefore,
does not use the interrupt vector of the peripheral to
which it is assigned. If a peripheral contains multi-word
buffers, the buffering function must be disabled in the
peripheral in order to use DMA. DMA interrupt
requests are only generated by data transfers and not
by peripheral error conditions.
The DMA controller can also react to peripheral and
DMA RAM write collision error conditions through a
nonmaskable CPU trap event. A DMA error trap is
generated in either of the following Fault conditions:
• DMA RAM data write collision between the CPU
• Peripheral SFR data write collision between the
The channel DMA RAM and peripheral write collision
Faults are combined into a single DMAC error trap
(Level 10) and are nonmaskable. Each channel has
DMA RAM Write Collision (XWCOLx) and Peripheral
Write Collision (PWCOLx) status bits in the DMAC
Status register (DMACS) to allow the DMAC error trap
handler to determine the source of the Fault condition.
and a peripheral
- This condition occurs when the CPU and a
CPU and the DMA controller
- This condition occurs when the CPU and the
peripheral attempt to write to the same DMA
RAM address simultaneously
DMA controller attempt to write to the same
peripheral SFR simultaneously
DMA Interrupts and Traps
DMA REQUEST SOURCE
SELECTION
© 2006 Microchip Technology Inc.