MB95F118JWPMC-GE1 Fujitsu Semiconductor America Inc, MB95F118JWPMC-GE1 Datasheet - Page 48
![IC MCU 60K FLASH 2KB RAM 52LQFP](/photos/12/13/121376/mb95f118jwpmc-ge1_sml.jpg)
MB95F118JWPMC-GE1
Manufacturer Part Number
MB95F118JWPMC-GE1
Description
IC MCU 60K FLASH 2KB RAM 52LQFP
Manufacturer
Fujitsu Semiconductor America Inc
Series
F²MC MB95110Mr
Datasheet
1.MB95F118JWPMC-GE1.pdf
(76 pages)
Specifications of MB95F118JWPMC-GE1
Core Processor
F²MC-8FX
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, LIN, SIO, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.4 V ~ 5.5 V
Data Converters
A/D 8x8/10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
52-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
865-1071
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MB95F118JWPMC-GE1
Manufacturer:
AD
Quantity:
1 000
Company:
Part Number:
MB95F118JWPMC-GE1
Manufacturer:
Fujitsu Semiconductor America Inc
Quantity:
10 000
48
MB95110M Series
Sampling at the falling edge of sampling clock
(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)
*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the
*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
*3 : Refer to “ (2) Source Clock/Machine Clock” for t
Serial clock cycle time
SCK ↑ → SOT delay time
Valid SIN → SCK ↓
SCK ↓ → valid SIN hold time
Serial clock “H” pulse width
Serial clock “L” pulse width
SCK ↑ → SOT delay time
Valid SIN → SCK ↓
SCK ↓ → valid SIN hold time
SCK fall time
SCK rise time
serial clock.
Parameter
Sym-
t
t
t
t
t
t
t
t
t
SHOVE
SHOVI
bol
SCYC
IVSLE
SLIXE
IVSLI
SLIXI
SHSL
SLSH
t
t
F
R
SCK, SOT
SCK, SOT
Pin name
SCK, SIN
SCK, SIN
SCK, SIN
SCK, SIN
SCK
SCK
SCK
SCK
SCK
(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T
*1
and prohibited serial clock delay
MCLK
operation output pin :
operation output pin :
C
C
L
L
.
External clock
= 80 pF + 1 TTL.
= 80 pF + 1 TTL.
Internal clock
Conditions
t
3 t
MCLK
t
t
MCLK
MCLK
5 t
MCLK
Min
−95
190
*
MCLK
*
⎯
*
⎯
⎯
3
0
3
3
*
+ 190
3
+ 95
+ 95
*
− t
3
*2
Value
R
A
2 t
= −40 °C to + 85 °C)
MCLK
Max
+ 95
10
10
⎯
⎯
⎯
⎯
⎯
⎯
⎯
*
3
+ 95
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns