LPC2378FBD144,551 NXP Semiconductors, LPC2378FBD144,551 Datasheet - Page 21

IC ARM7 MCU FLASH 512K 144LQFP

LPC2378FBD144,551

Manufacturer Part Number
LPC2378FBD144,551
Description
IC ARM7 MCU FLASH 512K 144LQFP
Manufacturer
NXP Semiconductors
Series
LPC2300r
Datasheet

Specifications of LPC2378FBD144,551

Program Memory Type
FLASH
Program Memory Size
512KB (512K x 8)
Package / Case
144-LQFP
Core Processor
ARM7
Core Size
16/32-Bit
Speed
72MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
104
Ram Size
58K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
LPC23
Core
ARM7TDMI-S
Data Bus Width
16 bit, 32 bit
Data Ram Size
58 KB
Interface Type
CAN/I2S/ISP/UART/USB
Maximum Clock Frequency
72 MHz
Number Of Programmable I/os
104
Number Of Timers
4
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, KSDKLPC2378-02, MCB2370, MCB2370U, MCB2370UME
Development Tools By Supplier
OM10094
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
On-chip Dac
1-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
568-4310 - EVAL BOARD LPC2158 W/LCDMCB2370UME - BOARD EVAL MCB2370 + ULINK-MEMCB2370U - BOARD EVAL MCB2370 + ULINK2MCB2370 - BOARD EVAL NXP LPC2368/2378568-3999 - BOARD EVAL FOR LPC23 ARM MCU622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-3998
935282458551
LPC2378FBD144-S

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2378FBD144,551
Quantity:
9 999
Part Number:
LPC2378FBD144,551
Manufacturer:
ADI
Quantity:
2 397
Part Number:
LPC2378FBD144,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2378FBD144,551
Manufacturer:
NXP
Quantity:
420
Part Number:
LPC2378FBD144,551
Manufacturer:
NXP
Quantity:
420
NXP Semiconductors
LPC2377_78
Product data sheet
7.9.1 Features
7.9 Fast general purpose parallel I/O
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate
registers allow setting or clearing any number of outputs simultaneously. The value of the
output register may be read back as well as the current state of the port pins.
The LPC2377/78 use accelerated GPIO functions:
Additionally, any pin on Port 0 and Port 2 (total of 46 pins) providing a digital function can
be programmed to generate an interrupt on a rising edge, a falling edge, or both. The
edge detection is asynchronous, so it may operate when clocks are not present such as
during Power-down mode. Each enabled interrupt can be used to wake up the chip from
Power-down mode.
32-bit AHB master bus width.
Incrementing or non-incrementing addressing for source and destination.
Programmable DMA burst size. The DMA burst size can be programmed to more
efficiently transfer data. Usually the burst size is set to half the size of the FIFO in the
peripheral.
Internal four-word FIFO per channel.
Supports 8-bit, 16-bit, and 32-bit wide transactions.
An interrupt to the processor can be generated on a DMA completion or when a DMA
error has occurred.
Interrupt masking. The DMA error and DMA terminal count interrupt requests can be
masked.
Raw interrupt status. The DMA error and DMA count raw interrupt status can be read
prior to masking.
GPIO registers are relocated to the ARM local bus so that the fastest possible I/O
timing can be achieved.
Mask registers allow treating sets of port bits as a group, leaving other bits
unchanged.
All GPIO registers are byte and half-word addressable.
Entire port value can be written in one instruction.
Bit level set and clear registers allow a single instruction to set or clear any number of
bits in one port.
Direction control of individual bits.
All I/O default to inputs after reset.
Backward compatibility with other earlier devices is maintained with legacy Port 0 and
Port 1 registers appearing at the original addresses on the APB bus.
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 June 2010
Single-chip 16-bit/32-bit microcontrollers
LPC2377/78
© NXP B.V. 2010. All rights reserved.
21 of 68

Related parts for LPC2378FBD144,551