ST10R172LT6 STMicroelectronics, ST10R172LT6 Datasheet - Page 63

IC MCU 16BIT LV ROMLESS 100-TQFP

ST10R172LT6

Manufacturer Part Number
ST10R172LT6
Description
IC MCU 16BIT LV ROMLESS 100-TQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10R172LT6

Core Processor
ST10
Core Size
16-Bit
Speed
50MHz
Connectivity
EBI/EMI, SSP, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
77
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Processor Series
ST10R1x
Core
ST10
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SSP, USART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
77
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2044

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10R172LT6
Manufacturer:
MPS
Quantity:
1 000
Part Number:
ST10R172LT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10R172LT6
Manufacturer:
ST
0
Part Number:
ST10R172LT6BO-J401SGG
Manufacturer:
ST
0
Part Number:
ST10R172LT6VJ029CNX
Manufacturer:
CYPRESS
Quantity:
10
Part Number:
ST10R172LT6VJ029CNX
Manufacturer:
ST
0
Part Number:
ST10R172LT6VJ310PFX
Manufacturer:
ST
0
15.3.7 External Hardware Reset
V
Parameter
Sync. RSTIN low time
RSTIN low to internal
reset sequence start
internal reset sequence,
(RSTIN internally pulled
low)
RSTIN rising edge to inter-
nal reset condition end
PORT0 system start-up
configuration setup to
RSTIN rising edge
PORT0 system start-up
configuration hold after
RSTIN rising edge
Bus signals drive from
internal reset end
RSTIN low to signals
release
ALE rising edge from inter-
nal reset condition end
Async. RSTIN low time
DD
1) On power-up reset, the RSTIN pin must be asserted until a stable clock signal is available
2) The value of bits 0 (EMU), 1 (ADAPT), 13 to 15 (Clock Configuration) are loaded during
= 3.3 V
(about 10...50 ms to allow the on-chip oscillator to stabilize) and until System Start-up Con-
figuration is correct on PORT0 (about 50 s for internal pullup devices to load 50 pF from
V
hardware reset as long as internal reset signal is active, and have an immediate effect on
the system.
IL
min to V
0.3 V
IH
2))
min).
1)
1
Symbol
t
t
t
t
t
t
t
t
t
t
70
71
72
73
74
75
76
77
78
79
Table 18 External hardware reset
V
SS
SR
CC
CC
CC
SR
SR
CC
CC
CC
SR
= 0 V
Max. CPU Clock
= 50 MHz
min.
50
4
1024
4
100
1
0
8
1500
ST10R172L - ELECTRICAL CHARACTERISTICS
T
A
max.
16
1024
6
6
20
50
8
= -40°C to +85 °C C
min.
Variable CPU Clock
1/2TCL = 1 to 50 MHz
4 TCL + 10
4
1024
4
100
1
0
8
1500
L
= 50 pF
max.
16
1024
6
6
20
50
8
ns
TCL
TCL
TCL
ns
TCL
ns
ns
TCL
ns
63/68
1

Related parts for ST10R172LT6