PIC16LF874-04/P Microchip Technology, PIC16LF874-04/P Datasheet - Page 90
![IC MCU FLASH 4KX14 EE A/D 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC16LF874-04/P
Manufacturer Part Number
PIC16LF874-04/P
Description
IC MCU FLASH 4KX14 EE A/D 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheet
1.PIC16F873-04SO.pdf
(218 pages)
Specifications of PIC16LF874-04/P
Core Size
8-Bit
Program Memory Size
7KB (4K x 14)
Core Processor
PIC
Speed
4MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
192 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
40-DIP (0.600", 15.24mm)
Controller Family/series
PIC16LF
No. Of I/o's
33
Eeprom Memory Size
128Byte
Ram Memory Size
192Byte
Cpu Speed
4MHz
No. Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF874-04/P
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16LF874-04/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16LF874-04/PT
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16LF874-04/PT
Manufacturer:
MICROCHIP
Quantity:
19 800
Company:
Part Number:
PIC16LF874-04/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC16F87X
9.2.15
Clock arbitration occurs when the master, during any
receive, transmit, or Repeated START/STOP condi-
tion, de-asserts the SCL pin (SCL allowed to float high).
When the SCL pin is allowed to float high, the baud rate
generator (BRG) is suspended from counting until the
SCL pin is actually sampled high. When the SCL pin is
sampled high, the baud rate generator is reloaded with
the contents of SSPADD<6:0> and begins counting.
This ensures that the SCL high time will always be at
least one BRG rollover count in the event that the clock
is held low by an external device (Figure 9-18).
FIGURE 9-18:
DS30292C-page 88
BRG overflow,
Release SCL,
If SCL = 1, Load BRG with
SSPADD<6:0>, and start count
to measure high time interval
SCL
SDA
CLOCK ARBITRATION
CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE
T
BRG
BRG overflow occurs,
Release SCL, Slave device holds SCL low
T
BRG
SCL line sampled once every machine cycle (T
Hold off BRG until SCL is sampled high.
9.2.16
While in SLEEP mode, the I
addresses or data, and when an address match or
complete byte transfer occurs, wake the processor
from SLEEP (if the SSP interrupt is enabled).
9.2.17
A RESET disables the SSP module and terminates the
current transfer.
SLEEP OPERATION
EFFECTS OF A RESET
T
BRG
SCL = 1, BRG starts counting
clock high interval
2001 Microchip Technology Inc.
2
C module can receive
OSC
4).