AT90PWM81-16MN Atmel, AT90PWM81-16MN Datasheet - Page 310

• Manufacturer Part Number: AT90PWM81-16MN
• Description: IC MCU AVR 8K FLASH ISP 32QFN
• Manufacturer: Atmel
• Series: AVR® 90PWM Lightingr

Specifications of AT90PWM81-16MN

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI
• Peripherals: Brown-out Detect/Reset, PWM, WDT
• Number Of I /o: 20
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 32-MLF®, QFN
• For Use With: ATSTK600-SOIC - STK600 SOCKET/ADAPTER FOR SOIC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

28.3
310
Errata AT90PWM81 revC
AT90PWM81
•
•
•
•
•
•
•
•
5. Flash and EEPROM programming failure if CPU clock is switched
6. ADC AMPlifier measurement is unstable
7. ADC measurement reports abnormal values with PSC2-synchronized
8. Over-consumption in power down sleep mode.
If Clock switching is used in the Application, the memory programming is only possible when
the internal RC oscillator is selected as System clock.
If the Application requires a memory programming on a clock source different from the inter-
nal RC oscillator, do not switch to this clock source.
Work around:
- Use internal RC oscillator when programming Flash and EEPROM,
or
- Do not use clock switching.
When switching from a single-ended ADC channel to an Amplified channel, noise can
appear on ADC conversion.
Work around:
After switching from a single ended to an amplified channel, discard the first ADC
conversion.
When using ADC in synchronized mode, an unexpected extra Single ended conversion can
spuriously re-start.This can occur when the End of conversion and the Trigger event occur
at the same time.
Work around:
No workaround
In Power-down mode, an extra power consumption up to 500µA may occur.
Work around:
No workaround
Clock Switch disable
Crystal oscillator control with Clock Switch
BOD disable fuse
PSC output at Reset
Flash and EEPROM programming failure if CPU clock is switched
ADC AMPlifier measurement is unstable
ADC measurement reports abnormal values with PSC2-synchronized conversions
Over-consumption in power down sleep mode.
conversions
7734P–AVR–08/10