ATMEGA48A-AU Atmel, ATMEGA48A-AU Datasheet - Page 192
![IC MCU AVR 4K FLASH 32TQFP](/photos/6/91/69154/313-32-tqfp_sml.jpg)
ATMEGA48A-AU
Manufacturer Part Number
ATMEGA48A-AU
Description
IC MCU AVR 4K FLASH 32TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA48A-AU
Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Controller Family/series
Atmega
No. Of I/o's
23
Eeprom Memory Size
256Byte
Ram Memory Size
512Byte
Cpu Speed
20MHz
Rohs Compliant
Yes
Processor Series
ATmega
Core
AVR
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
TWI, SPI, USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
23
Number Of Timers
3
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Temperature Range
- 40 C to + 85 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 192 of 566
- Download datasheet (23Mb)
19.8.1
19.8.2
8271C–AVR–08/10
Asynchronous Clock Recovery
Asynchronous Data Recovery
The clock recovery logic synchronizes internal clock to the incoming serial frames.
illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times
the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The hor-
izontal arrows illustrate the synchronization variation due to the sampling process. Note the
larger time variation when using the Double Speed mode (U2Xn = 1) of operation. Samples
denoted zero are samples done when the RxDn line is idle (i.e., no communication activity).
Figure 19-5. Start Bit Sampling
When the clock recovery logic detects a high (idle) to low (start) transition on the RxDn line, the
start bit detection sequence is initiated. Let sample 1 denote the first zero-sample as shown in
the figure. The clock recovery logic then uses samples 8, 9, and 10 for Normal mode, and sam-
ples 4, 5, and 6 for Double Speed mode (indicated with sample numbers inside boxes on the
figure), to decide if a valid start bit is received. If two or more of these three samples have logical
high levels (the majority wins), the start bit is rejected as a noise spike and the Receiver starts
looking for the next high to low-transition. If however, a valid start bit is detected, the clock recov-
ery logic is synchronized and the data recovery can begin. The synchronization process is
repeated for each start bit.
When the receiver clock is synchronized to the start bit, the data recovery can begin. The data
recovery unit uses a state machine that has 16 states for each bit in Normal mode and eight
states for each bit in Double Speed mode.
the parity bit. Each of the samples is given a number that is equal to the state of the recovery
unit.
Figure 19-6. Sampling of Data and Parity Bit
The decision of the logic level of the received bit is taken by doing a majority voting of the logic
value to the three samples in the center of the received bit. The center samples are emphasized
on the figure by having the sample number inside boxes. The majority voting process is done as
follows: If two or all three samples have high levels, the received bit is registered to be a logic 1.
If two or all three samples have low levels, the received bit is registered to be a logic 0. This
majority voting process acts as a low pass filter for the incoming signal on the RxDn pin. The
ATmega48A/48PA/88A/88PA/168A/168PA/328/328
(U2X = 0)
(U2X = 1)
(U2X = 0)
(U2X = 1)
Sample
Sample
Sample
Sample
RxD
RxD
0
0
IDLE
0
1
1
1
1
2
2
3
2
3
2
4
4
5
3
5
3
6
6
Figure 19-6
7
4
7
4
8
8
START
BIT n
9
5
9
5
10
10
shows the sampling of the data bits and
11
11
6
6
12
12
13
13
7
7
14
14
15
15
8
8
16
16
1
1
1
1
2
BIT 0
Figure 19-5
3
2
192
Related parts for ATMEGA48A-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATMEGA48-20AI](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-TQFP
Manufacturer:
Atmel
Datasheet:
![ATmega48](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATmega48 Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA48-20AU](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 28DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MU](/photos/12/32/123213/atmega48-20mu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20AJ](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MI](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MJ](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PI](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 28-DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PJ](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 28-DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MMU](/photos/12/13/121311/atmega48-20mmu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K FLASH 20MHZ 28QFN
Manufacturer:
Atmel
Datasheet: