PIC16C432-E/SS Microchip Technology, PIC16C432-E/SS Datasheet - Page 12

IC MCU CMOS 8BIT 20MHZ 2K 20SSOP

PIC16C432-E/SS

Manufacturer Part Number
PIC16C432-E/SS
Description
IC MCU CMOS 8BIT 20MHZ 2K 20SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets

Specifications of PIC16C432-E/SS

Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
LIN (Local Interconnect Network)
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
12
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
20-SSOP
For Use With
XLT20SS-1 - SOCKET TRANSITION 18DIP 20SSOPAC164307 - MODULE SKT FOR PM3 28SSOPAC164029 - MODULE SKT PROMATEII 20DIP/SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
PIC16C432
3.2.2.1
The STATUS register, shown in Register 3-1, contains
the arithmetic status of the ALU, the RESET status and
the bank select bits for data memory.
The STATUS register can be the destination for any
instruction, like any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are not
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For example, CLRF STATUS will clear the upper-three
bits and set the Z bit. This leaves the STATUS register
as 000uu1uu (where u = unchanged).
REGISTER 3-1:
DS41140B-page 10
bit 7
bit 6-5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the two’s complement of
STATUS Register
the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or
low order bit of the source register.
IRP:
The IRP bit is reserved on the PIC16C432, always maintain this bit clear
RP1:RP0: Register Bank Select bits (used for direct addressing)
11 = Bank 3 (180h - 1FFh)
10 = Bank 2 (100h - 17Fh)
01 = Bank 1 (80h - FFh)
00 = Bank 0 (00h - 7Fh)
Each bank is 128 bytes. The RP1 bit is reserved, always maintain this bit clear.
TO: Timeout bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT timeout occurred
PD: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
Z
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity
is reversed)
1 = A carry-out from the 4th low order bit of the result occurred
0 = No carry-out from the 4th low order bit of the result
C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
1 = A carry-out from the Most Significant bit of the result occurred
0 = No carry-out from the Most Significant bit of the result occurred
bit7
Legend:
R = Readable bit
- n = Value at POR reset
Reserved
: Zero bit
STATUS REGISTER (ADDRESS 03h OR 83h)
IRP
Reserved
RP1
R/W-0
RP0
Preliminary
W = Writable bit
’1’ = Bit is set
R-1
TO
It is recommended, therefore, that only BCF, BSF,
SWAPF and MOVWF instructions are used to alter the
STATUS register, because these instructions do not
affect any STATUS bit. For other instructions, not
affecting any STATUS bits, see the “Instruction Set
Summary”.
Note 1: The IRP and RP1 bits (STATUS<7:6>)
2: The C and DC bits operate as a Borrow
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
R-1
PD
are not used by the PIC16C432 and
should be programmed as ’0'. Use of
these bits as general purpose R/W bits is
NOT recommended, since this may affect
upward compatibility with future products.
and Digit Borrow out bit, respectively, in
subtraction. See the SUBLW and SUBWF
instructions for examples.
R/W-x
Z
2002 Microchip Technology Inc.
x = Bit is unknown
R/W-x
DC
R/W-x
C
bit0

Related parts for PIC16C432-E/SS