ATMEGA32L-8AUR Atmel, ATMEGA32L-8AUR Datasheet - Page 68
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATMEGA32L-8AUR
Manufacturer Part Number
ATMEGA32L-8AUR
Description
MCU AVR 32K FLASH 8MHZ 44TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA32L-8AUR
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Package
44TQFP
Device Core
AVR
Family Name
ATmega
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
32
Interface Type
TWI/SPI/USART
On-chip Adc
8-chx10-bit
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 68 of 346
- Download datasheet (6Mb)
General Interrupt Flag
Register – GIFR
2503Q–AVR–02/11
and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt
request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt
Request 1 is executed from the INT1 interrupt Vector.
• Bit 6 – INT0: External Interrupt Request 0 Enable
When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the exter-
nal pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCU
General Control Register (MCUCR) define whether the External Interrupt is activated on rising
and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt
request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt
Request 0 is executed from the INT0 interrupt vector.
• Bit 5 – INT2: External Interrupt Request 2 Enable
When the INT2 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the exter-
nal pin interrupt is enabled. The Interrupt Sense Control2 bit (ISC2) in the MCU Control and
Status Register (MCUCSR) defines whether the External Interrupt is activated on rising or falling
edge of the INT2 pin. Activity on the pin will cause an interrupt request even if INT2 is configured
as an output. The corresponding interrupt of External Interrupt Request 2 is executed from the
INT2 Interrupt Vector.
• Bit 7 – INTF1: External Interrupt Flag 1
When an edge or logic change on the INT1 pin triggers an interrupt request, INTF1 becomes set
(one). If the I-bit in SREG and the INT1 bit in GICR are set (one), the MCU will jump to the corre-
sponding Interrupt Vector. The flag is cleared when the interrupt routine is executed.
Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared
when INT1 is configured as a level interrupt.
• Bit 6 – INTF0: External Interrupt Flag 0
When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set
(one). If the I-bit in SREG and the INT0 bit in GICR are set (one), the MCU will jump to the corre-
sponding interrupt vector. The flag is cleared when the interrupt routine is executed.
Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared
when INT0 is configured as a level interrupt.
• Bit 5 – INTF2: External Interrupt Flag 2
When an event on the INT2 pin triggers an interrupt request, INTF2 becomes set (one). If the I-
bit in SREG and the INT2 bit in GICR are set (one), the MCU will jump to the corresponding
Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag
can be cleared by writing a logical one to it. Note that when entering some sleep modes with the
INT2 interrupt disabled, the input buffer on this pin will be disabled. This may cause a logic
change in internal signals which will set the INTF2 Flag. See
Modes” on page 53
Bit
Read/Write
Initial Value
INTF1
R/W
7
0
for more information.
INTF0
R/W
6
0
INTF2
R/W
5
0
R
4
–
0
R
3
–
0
R
2
–
0
“Digital Input Enable and Sleep
R
1
–
0
ATmega32(L)
R
0
–
0
GIFR
68
Related parts for ATMEGA32L-8AUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATMEGA32L](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
![ATMEGA32L-8AU](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K 8MHZ 3V 44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8MU](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K 8MHZ 3V 44-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8PU](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K 8MHZ 3V 40DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8PI](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ IND 40DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8AI](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ IND44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8MUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 32K FLASH 8MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8PC](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ COM 40DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8MC](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ COM 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8AC](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ COM44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8MI](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
IC AVR MCU 32K LV 8MHZ IND 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA32L-8AJ](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC MCU AVR 32K 5V 8MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet: