ATMEGA644PV-10MQ Atmel, ATMEGA644PV-10MQ Datasheet - Page 119
![MCU AVR 64K FLASH 10MHZ 44-QFN](/photos/12/13/121316/313-44-qfn_sml.jpg)
ATMEGA644PV-10MQ
Manufacturer Part Number
ATMEGA644PV-10MQ
Description
MCU AVR 64K FLASH 10MHZ 44-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA644PV-10MQ
Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-VQFN Exposed Pad
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 119 of 439
- Download datasheet (10Mb)
13.6.1
13.6.2
13.6.3
8011O–AVR–07/10
Input Capture Trigger Source
Noise Canceler
Using the Input Capture Unit
tion mode (WGMn3:0) bits must be set before the TOP value can be written to the ICRn
Register. When writing the ICRn Register the high byte must be written to the ICRnH I/O location
before the low byte is written to ICRnL.
For more information on how to access the 16-bit registers refer to
on page
The main trigger source for the Input Capture unit is the Input Capture pin (ICPn).
Timer/Counter1 can alternatively use the Analog Comparator output as trigger source for the
Input Capture unit. The Analog Comparator is selected as trigger source by setting the Analog
Comparator Input Capture (ACIC) bit in the Analog Comparator Control and Status Register
(ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag
must therefore be cleared after the change.
Both the Input Capture pin (ICPn) and the Analog Comparator output (ACO) inputs are sampled
using the same technique as for the Tn pin
identical. However, when the noise canceler is enabled, additional logic is inserted before the
edge detector, which increases the delay by four system clock cycles. Note that the input of the
noise canceler and edge detector is always enabled unless the Timer/Counter is set in a Wave-
form Generation mode that uses ICRn to define TOP.
An Input Capture can be triggered by software by controlling the port of the ICPn pin.
The noise canceler improves noise immunity by using a simple digital filtering scheme. The
noise canceler input is monitored over four samples, and all four must be equal for changing the
output that in turn is used by the edge detector.
The noise canceler is enabled by setting the Input Capture Noise Canceler (ICNCn) bit in
Timer/Counter Control Register B (TCCRnB). When enabled the noise canceler introduces addi-
tional four system clock cycles of delay from a change applied to the input, to the update of the
ICRn Register. The noise canceler uses the system clock and is therefore not affected by the
prescaler.
The main challenge when using the Input Capture unit is to assign enough processor capacity
for handling the incoming events. The time between two events is critical. If the processor has
not read the captured value in the ICRn Register before the next event occurs, the ICRn will be
overwritten with a new value. In this case the result of the capture will be incorrect.
When using the Input Capture interrupt, the ICRn Register should be read as early in the inter-
rupt handler routine as possible. Even though the Input Capture interrupt has relatively high
priority, the maximum interrupt response time is dependent on the maximum number of clock
cycles it takes to handle any of the other interrupt requests.
Using the Input Capture unit in any mode of operation when the TOP value (resolution) is
actively changed during operation, is not recommended.
Measurement of an external signal’s duty cycle requires that the trigger edge is changed after
each capture. Changing the edge sensing must be done as early as possible after the ICRn
Register has been read. After a change of the edge, the Input Capture Flag (ICFn) must be
113.
(Figure 13-1 on page
ATmega164P/324P/644P
112). The edge detector is also
”Accessing 16-bit Registers”
119
Related parts for ATMEGA644PV-10MQ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATmega644P](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATmega644P Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA644P-20AU](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC MCU AVR 64K FLASH 44-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20MU](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 64K FLASH 44-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20AQ](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 64K FLASH 20MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-A15MZ](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 64KB FLASH 16MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20PU](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC MCU AVR 64K FLASH 40-DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20AUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 64K FLASH 20MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20MUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 64K FLASH 20MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20MQ](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 64K FLASH 20MHZ 44-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA644P-20PQ](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
MCU AVR 64K FLASH 20MHZ 40-PDIP
Manufacturer:
Atmel
Datasheet: