PIC18F2480-I/SO Microchip Technology, PIC18F2480-I/SO Datasheet - Page 359

• Manufacturer Part Number: PIC18F2480-I/SO
• Description: IC PIC MCU FLASH 8KX16 28SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F2480-I/SO

• Program Memory Type: FLASH
• Program Memory Size: 16KB (8K x 16)
• Package / Case: 28-SOIC (7.5mm Width)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: CAN, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 25
• Eeprom Size: 256 x 8
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: SPI/I2C/USART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 25
• Number Of Timers: 4
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DM163011, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MIL
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

24.5
The overall structure of the code protection on the
PIC18 Flash devices differs significantly from other
PIC
The user program memory is divided into five blocks.
One of these is a boot block of 2 Kbytes. The remainder
of the memory is divided into four blocks on binary
boundaries.
FIGURE 24-5:
© 2007 Microchip Technology Inc.
®
devices.
000000h
0007FFh
000800h
000FFFh
001000h
001FFFh
002000h
003FFFh
004000h
005FFFh
006000h
007FFFh
008000h
1FFFFFh
Address
Range
BBSIZ
Program Verification and
Code Protection
Unimplemented
Boot Block
Read ‘0’s
Block 0
Block 1
Block 2
Block 3
1 KW
3 KW
4 KW
4 KW
4 KW
CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2480/2580/4480/4580
0
(PIC18F2580/4580)
32 Kbytes
Unimplemented
Boot Block
Read ‘0’s
Block 0
Block 1
Block 2
Block 3
MEMORY SIZE/DEVICE
2 KW
2 KW
4 KW
4 KW
4 KW
1
PIC18F2480/2580/4480/4580
Unimplemented
Preliminary
Boot Block
Read ‘0’s
Block 0
Block 1
1 KW
3 KW
4 KW
0
(PIC18F2480/4480)
16 Kbytes
Each of the five blocks has three code protection bits
associated with them. They are:
• Code-Protect bit (CPn)
• Write-Protect bit (WRTn)
• External Block Table Read bit (EBTRn)
Figure 24-5 shows the program memory organization
for 16 and 32-Kbyte devices and the specific code
protection bit associated with each block. The actual
locations of the bits are summarized in Table 24-3.
Unimplemented
Boot Block
Read ‘0’s
Block 0
Block 1
2 KW
2 KW
4 KW
1
(Unimplemented Memory Space)
Block Code Protection
CPB, WRTB, EBRTB
CP3, WRT3, EBTR3
CP0, WRT0, EBRT0
CP2, WRT2, EBRT2
CP!, WRT1, EBRT1
Controlled by:
(Boot Block)
(Block 0)
(Block 1)
(Block 2)
(Block 3)
DS39637C-page 357