AT89C51ED2-SMRUM Atmel, AT89C51ED2-SMRUM Datasheet - Page 99
![IC MCU FLASH 8051 64K 5V 68PLCC](/photos/6/71/67127/453-68-plcc_sml.jpg)
AT89C51ED2-SMRUM
Manufacturer Part Number
AT89C51ED2-SMRUM
Description
IC MCU FLASH 8051 64K 5V 68PLCC
Manufacturer
Atmel
Series
89Cr
Datasheet
1.ATWEBDVK-02RC.pdf
(137 pages)
Specifications of AT89C51ED2-SMRUM
Core Processor
8051
Core Size
8-Bit
Speed
60MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
50
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
68-PLCC
Processor Series
AT89x
Core
8051
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
UART, SPI
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Operating Supply Voltage
2.7 V to 5.5 V
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
24.6.3
4235K–8051–05/08
Functional Description
Specific Protocol
External Host with
Communication
Figure 24-3. Bootloader Functional Description
On the above diagram, the on-chip bootloader processes are:
The purpose of this process is to manage the communication and its protocol between the on-
chip bootloader and a external device. The on-chip ROM implements a serial protocol (see sec-
tion “Bootloader Protocol”). This process translate serial communication frame (UART) into
Flash memory access (read, write, erase, etc.).
Several Application Program Interface (API) calls are available for use by an application pro-
gram to permit selective erasing and programming of Flash pages. All calls are made through a
common interface (API calls), included in the ROM bootloader. The programming functions are
selected by setting up the microcontroller’s registers before making a call to a common entry
point (0xFFF0). Results are returned in the registers. The purpose on this process is to translate
the registers values into internal Flash Memory Management.
This process manages low level access to Flash memory (performs read and write access).
• ISP Communication Management
• User Call Management
• Flash Memory Management
ISP Communication
Management
Flash Memory
Management
Memory
Flash
Management (API)
User Call
AT89C51RD2/ED2
Application
User
99