AT32UC3B0512-Z2UT Atmel, AT32UC3B0512-Z2UT Datasheet - Page 212

IC MCU AVR32 512K FLASH 64QFN

AT32UC3B0512-Z2UT

Manufacturer Part Number
AT32UC3B0512-Z2UT
Description
IC MCU AVR32 512K FLASH 64QFN
Manufacturer
Atmel
Series
AVR®32 UC3r
Datasheet

Specifications of AT32UC3B0512-Z2UT

Core Processor
AVR
Core Size
32-Bit
Speed
60MHz
Connectivity
I²C, IrDA, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
44
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
96K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3B0512-Z2UT
Manufacturer:
ATMEL
Quantity:
2 010
18.8.5
Name:
Access Type:
Offset:
Reset Value:
• SPIENS: SPI Enable Status
• TXEMPTY: Transmission Registers Empty
• NSSR: NSS Rising
• OVRES: Overrun Error Status
• MODF: Mode Fault Error
• TDRE: Transmit Data Register Empty
• RDRF: Receive Data Register Full
32059K–03/2011
31
23
15
7
0: SPI is disabled.
1: SPI is enabled.
0: As soon as data is written in TDR.
1: TDR and internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion of such delay.
0: No rising edge detected on NSS pin since last read.
1: A rising edge occurred on NSS pin since last read.
0: No overrun has been detected since the last read of SR.
1: An overrun has occurred since the last read of SR.
An overrun occurs when RDR is loaded at least twice from the serializer since the last read of the RDR.
0: No Mode Fault has been detected since the last read of SR.
1: A Mode Fault occurred since the last read of the SR.
0: Data has been written to TDR and not yet transferred to the serializer.
1: The last data written in the Transmit Data Register has been transferred to the serializer.
TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to one.
0: No data has been received since the last read of RDR
1: Data has been received and the received data has been transferred from the serializer to RDR since the last read of RDR.
Status Register
30
22
14
SR
Read-only
0x10
0x00000000
6
29
21
13
5
28
20
12
4
OVRES
27
19
11
3
MODF
26
18
10
2
-
TXEMPTY
TDRE
25
17
9
1
AT32UC3B
SPIENS
NSSR
RDRF
24
16
8
0
212

Related parts for AT32UC3B0512-Z2UT