PIC18F6627-I/PT Microchip Technology, PIC18F6627-I/PT Datasheet - Page 149

IC PIC MCU FLASH 48KX16 64TQFP

PIC18F6627-I/PT

Manufacturer Part Number
PIC18F6627-I/PT
Description
IC PIC MCU FLASH 48KX16 64TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F6627-I/PT

Core Size
8-Bit
Program Memory Size
96KB (48K x 16)
Core Processor
PIC
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
54
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TFQFP
Controller Family/series
PIC18
No. Of I/o's
54
Eeprom Memory Size
1024Byte
Ram Memory Size
3.84375KB
Cpu Speed
40MHz
No. Of Timers
5
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3936 B
Interface Type
SPI, I2C, EUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
54
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136, DM183032, DM183022
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 12 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT64PT5 - SOCKET TRAN ICE 64MQFP/TQFPAC164319 - MODULE SKT MPLAB PM3 64TQFPDV007003 - PROGRAMMER UNIVERSAL PROMATE II
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F6627-I/PT
Manufacturer:
ANALOGIX
Quantity:
101
Part Number:
PIC18F6627-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
TABLE 11-9:
© 2008 Microchip Technology Inc.
RE0/AD8/
RD/P2D
RE1/AD9/
WR/P2C
RE2/AD10/
CS/P2B
RE3/AD11/P3C
RE4/AD12/P3B
Legend:
Note 1:
Pin Name
2:
PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,
TTL = TTL Buffer Input, x = Don’t care (TRIS bit does not affect port direction or is overridden for this option).
Alternate assignment for ECCP2 when CCP2MX Configuration bit is cleared (all devices in Microcontroller mode).
Implemented on 80-pin devices only.
PORTE FUNCTIONS
Function
AD10
AD11
AD12
AD8
AD9
RE0
P2D
RE1
P2C
RE2
P2B
RE3
P3C
RE4
P3B
WR
RD
CS
(2)
(2)
(2)
(2)
(2)
Setting
TRIS
0
1
x
x
1
0
0
1
x
x
1
0
0
1
x
x
1
0
0
1
x
x
0
0
1
x
x
0
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
Type
DIG
DIG
TTL
TTL
DIG
DIG
DIG
TTL
TTL
DIG
DIG
DIG
TTL
TTL
DIG
DIG
DIG
TTL
DIG
DIG
DIG
TTL
DIG
I/O
ST
ST
ST
ST
ST
LATE<0> data output.
PORTE<0> data input.
External memory interface, address/data bit 8 output. Takes priority
over ECCP and port data.
External memory interface, data bit 8 input.
Parallel Slave Port read enable control input.
ECCP2 Enhanced PWM output, channel D. May be configured for
tri-state during Enhanced PWM shutdown events. Takes priority over
port data.
LATE<1> data output.
PORTE<1> data input.
External memory interface, address/data bit 9 output. Takes priority
over ECCP and port data.
External memory interface, data bit 9 input.
Parallel Slave Port write enable control input.
ECCP2 Enhanced PWM output, channel C. May be configured for
tri-state during Enhanced PWM shutdown events. Takes priority over
port data.
LATE<2> data output.
PORTE<2> data input.
External memory interface, address/data bit 10 output. Takes priority
over ECCP and port data.
External memory interface, data bit 10 input.
Parallel Slave Port chip select control input.
ECCP2 Enhanced PWM output, channel B. May be configured for
tri-state during Enhanced PWM shutdown events. Takes priority over
port data.
LATE<3> data output.
PORTE<3> data input.
External memory interface, address/data bit 11 output. Takes priority
over ECCP and port data.
External memory interface, data bit 11 input.
ECCP3 Enhanced PWM output, channel C. May be configured for
tri-state during Enhanced PWM shutdown events. Takes priority over
port data.
LATE<4> data output.
PORTE<4> data input.
External memory interface, address/data bit 12 output. Takes priority
over ECCP and port data.
External memory interface, data bit 12 input.
ECCP3 Enhanced PWM output, channel B. May be configured for
tri-state during Enhanced PWM shutdown events. Takes priority over
port data.
PIC18F8722 FAMILY
Description
DS39646C-page 147

Related parts for PIC18F6627-I/PT