STM8S103F3U6TR STMicroelectronics, STM8S103F3U6TR Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8S103F3U6TR
Manufacturer Part Number
STM8S103F3U6TR
Description
MCU 8BIT 8KB FLASH 20-UFQFPN
Manufacturer
STMicroelectronics
Series
STM8Sr
Datasheet
1.STM8S103F2P6TR.pdf
(113 pages)
Specifications of STM8S103F3U6TR
Core Processor
STM8
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
640 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.95 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-VFQFN, 20-VFQFPN
Processor Series
STM8S10x
Core
STM8
3rd Party Development Tools
EWSTM8
Development Tools By Supplier
STM8/128-MCKIT, STM8S-DISCOVERY, ST-LINK, STICE-SYS001, STX-RLINK
For Use With
497-10593 - KIT STARTER FOR STM8S207/8 SER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8S103F3U6TR
Manufacturer:
MAXIM
Quantity:
1 400
Company:
Part Number:
STM8S103F3U6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
List of figures
List of figures
Figure 1. Block diagram .........................................................................................................................10
Figure 2. Flash memory organization ....................................................................................................13
Figure 3. STM8S103Kx UFQFPN32/LQFP32 pinout .............................................................................19
Figure 4. STM8S103Fx TSSOP20/SO20 pinout ....................................................................................22
Figure 5. STM8S103Fx UFQFPN20-pin pinout .....................................................................................23
Figure 6. Memory map ...........................................................................................................................26
Figure 7. Pin loading conditions .............................................................................................................48
Figure 8. Pin input voltage .....................................................................................................................49
Figure 9. f
Figure 10. External capacitor C
Figure 11. Typ I
Figure 12. Typ I
Figure 13. Typ I
Figure 14. Typ I
Figure 15. Typ I
Figure 16. Typ I
Figure 17. HSE external clocksource .....................................................................................................64
Figure 18. HSE oscillator circuit diagram ...............................................................................................65
Figure 19. Typical HSI accuracy at V
Figure 20. Typical HSI frequency variation vs V
Figure 21. Typical LSI frequency variation vs V
Figure 22. Typical V
Figure 23. Typical pull-up resistance vs V
Figure 24. Typical pull-up current vs V
Figure 25. Typ. V
Figure 26. Typ. V
Figure 27. Typ. V
Figure 28. Typ. V
Figure 29. Typ. V
Figure 30. Typ. V
Figure 31. Typ. V
Figure 32. Typ. V
Figure 33. Typ. V
Figure 34. Typ. V
Figure 35. Typical NRST V
Figure 36. Typical NRST pull-up resistance vs V
Figure 37. Typical NRST pull-up current vs V
Figure 38. Recommended reset pin protection ......................................................................................79
Figure 39. SPI timing diagram - slave mode and CPHA = 0 ..................................................................81
Figure 40. SPI timing diagram - slave mode and CPHA = 1 ..................................................................81
Figure 41. SPI timing diagram - master mode
Figure 42. Typical application with I
Figure 43. ADC accuracy characteristics ...............................................................................................86
Figure 44. Typical application with ADC ................................................................................................87
Figure 45. 32-pin low profile quad flat package (7 x 7) ..........................................................................91
Figure 46. 32-lead, ultra thin, fine pitch quad flat no-lead package (5 x 5) ............................................93
Figure 47. 20-lead, ultra thin, fine pitch quad flat no-lead package outline (3 x 3) ................................94
6/113
CPUmax
DD(RUN)
DD(RUN)
DD(RUN)
DD(WFI)
DD(WFI)
DD(WFI)
OL
OL
OL
OL
OL
OL
DD
DD
DD
DD
versus V
IL
@ V
@ V
@ V
@ V
@ V
@ V
- V
- V
- V
- V
and V
vs. V
vs. f
vs. V
OH
OH
OH
OH
vs. V
vs. f
vs. V
DD
DD
DD
DD
DD
DD
@ V
@ V
@ V
@ V
DD
IL
CPU
= 5 V (true open drain ports) ......................................................................73
= 3.3 V (true open drain ports) ...................................................................74
= 5 V (high sink ports) ................................................................................74
= 3.3 V (high sink ports) .............................................................................75
CPU
= 5 V (standard ports) ................................................................................72
= 3.3 V (standard ports) .............................................................................73
DD
IH
DD
DD
DD
and V
DD
DD
vs V
DD
DD
HSE user external clock, f
HSI RC osc, f
................................................................................................................52
EXT
HSE user external clock, V
HSE user external clock, f
HSI RC osc, f
HSE user external clock, V
= 5 V (high sink ports) .......................................................................76
= 3.3 V (high sink ports) ....................................................................77
= 5 V (standard ports) .......................................................................75
= 3.3 V (standard ports) ...................................................................76
DD
IH
2
C bus and timing diagram ............................................................86
DD
.......................................................................................................53
vs V
@ 4 temperatures ......................................................................70
DD
= 5 V vs 5 temperatures ..........................................................66
@ 4 temperatures .................................................................71
DD
DD
DocID15441 Rev 6
@ 4 temperatures ............................................................70
@ 4 temperatures ...........................................................78
DD
CPU
(1)
CPU
DD
DD
DD
@ 4 temperatures ......................................................79
= 16 MHz .................................................................63
= 16 MHz .................................................................62
...................................................................................82
@ 4 temperatures ...................................................67
@ 4 temperatures ..................................................67
@ 4 temperatures .................................................78
CPU
CPU
DD
DD
STM8S103K3 STM8S103F3 STM8S103F2
= 16 MHz ..............................................62
= 5 V .....................................................63
= 16 MHz .............................................61
= 5 V ....................................................61