MC9S08JS8LCFK Freescale Semiconductor, MC9S08JS8LCFK Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC9S08JS8LCFK
Manufacturer Part Number
MC9S08JS8LCFK
Description
MCU 8BIT 8K FLASH 24-QFN
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet
1.DEMO9S08JS16.pdf
(32 pages)
Specifications of MC9S08JS8LCFK
Core Processor
HCS08
Core Size
8-Bit
Speed
48MHz
Connectivity
LIN, SCI, SPI, USB
Peripherals
LVD, POR, PWM
Number Of I /o
14
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
24-QFN
Processor Series
S08JS
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
512 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
48 MHz
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Development Tools By Supplier
DEMO9S08JS16
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Electrical Characteristics
22
1
2
3
4
5
Num
Refer to
All timing is shown with respect to 20% V
rate control disabled and high drive strength enabled for SPI output pins.
The maximum frequency is 8 MHz when input filter on SPI pins is disabled.
Time to data active from high-impedance state.
Hold time to high-impedance state.
10
11
12
1
2
3
4
5
6
7
8
9
1
Figure 18
C
D
D
D
D
D
D
D
D
D
D
D
D
Operating frequency
Cycle time
Enable lead time
Enable lag time
Clock (SPSCK) high time
Clock (SPSCK) low time
Data setup time (inputs)
Data hold time (inputs)
Access time, slave
Disable time, slave
Data setup time (outputs)
Data hold time (outputs)
through
Characteristic
Figure
21.
4
5
3
MC9S08JS16 Series MCU Data Sheet, Rev. 4
Table 11. SPI Electrical Characteristic
DD
2
and 80% V
Master
Master
Master
Master
Master
Master
Master
Master
Master
Master
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
DD
Symbol
, unless noted; 50 pF load on all SPI pins. All timing assumes slew
t
t
t
t
t
t
t
t
t
t
SCKH
SCKL
SI(M)
HI(M)
Lead
Lead
t
t
SI(S)
HI(S)
SCK
SCK
t
t
t
t
t
f
f
Lag
Lag
SO
SO
HO
HO
t
dis
op
op
A
1/2 t
1/2 t
f
Bus
/2048DC
SCK
SCK
Min
–10
–10
30
30
30
30
—
—
—
—
—
—
—
—
—
—
2
4
– 25
– 25
1/2 t
1/2 t
1/2 t
1/2 t
Typical
1/2
1/2
1/2
1/2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
SCK
SCK
SCK
SCK
Freescale Semiconductor
f
f
2048
Max
Bus
Bus
—
—
—
—
—
—
—
—
—
—
—
—
—
40
40
25
25
—
—
/2
/4
Unit
t
t
t
SCK
SCK
Hz
ns
ns
ns
ns
ns
ns
ns
ns
cyc