MC9S08SV8CBM Freescale Semiconductor, MC9S08SV8CBM Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC9S08SV8CBM
Manufacturer Part Number
MC9S08SV8CBM
Description
MCU 8BIT 8K FLASH 32-SDIP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet
1.MC9S08SV8CLC.pdf
(40 pages)
Specifications of MC9S08SV8CBM
Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
30
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-SDIP (0.400", 10.16mm)
Processor Series
S08SV
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
30
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
EWS08
Development Tools By Supplier
DEMO9S08SV16
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 12 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Freescale Semiconductor
32-SDIP
When an alternative function is first enabled, it is possible to get a spurious
edge to the module. User software must clear out any associated flags before
interrupts are enabled.
enabled. The highest priority module will have control over the pin.
Selecting a higher priority pin function with a lower priority function
already enabled can cause spurious edges to the lower priority module.
Disable all modules that share a pin before enabling another module.
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
Pin Number
Table 1. Pin Availability by Package Pin-Count (continued)
32-LQFP
12
20
21
22
23
24
26
11
13
14
15
16
17
18
19
25
27
28
Port Pin
MC9S08SV16 Series Data Sheet, Rev. 2
PTC3
PTC2
PTC1
PTC0
PTB3
PTD4
PTB2
PTB1
PTB0
PTD5
PTC7
PTC6
PTA7
PTA6
PTA3
PTA2
PTA1
PTA0
Table 1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
illustrates the priority if multiple modules are
<-- Lowest
NOTE
KBIP7
KBIP6
KBIP5
KBIP4
KBIP3
KBIP2
KBIP1
KBIP0
MISO
MOSI
Alt 1
Priority
I/O
I/O
I/O
I
I
I
I
I
I
I
I
TPM1CH4 I/O
TPM2CH1 I/O
TPM2CH0 I/O
TPM1CH5 I/O
ADP11
ADP10
ADP9
ADP8
ADP7
ADP6
ADP3
ADP2
ADP1
ADP0
Alt 2
RxD
TxD
--> Highest
I/O
I/O
I
I
I
I
I
I
I
I
I
I
I
ACMP–
ACMP+
ADP5
ADP4
Alt 3
Pin Assignments
I/O
I
I
I
I
7