M30280F6HP#U7 Renesas Electronics America, M30280F6HP#U7 Datasheet - Page 278

IC M16C MCU FLASH 48K 80LQFP

M30280F6HP#U7

Manufacturer Part Number
M30280F6HP#U7
Description
IC M16C MCU FLASH 48K 80LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/28r
Datasheets

Specifications of M30280F6HP#U7

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, POR, PWM, Voltage Detect, WDT
Number Of I /o
71
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-LQFP
For Use With
M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30280F6HP#U7M30280F6HP
Manufacturer:
RENESAS
Quantity:
5 000
Company:
Part Number:
M30280F6HP#U7M30280F6HP
Quantity:
12 590
Company:
Part Number:
M30280F6HP#U7M30280F6HP D5A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30280F6HP#U7M30280F6HP D5A
Quantity:
12 474
Company:
Part Number:
M30280F6HP#U7M30280F6HP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
5.6 Multiple Interrupts
Chapter 5
The following shows the internal bit states when control has branched to an interrupt routine:
By setting the interrupt enable flag (I flag) (= 1) in the interrupt routine, you can reenable interrupts so that an
interrupt request can be acknowledged that has higher priority than the processor interrupt priority level
(IPL). Figure 5.6.1 shows how multiple interrupts are handled.
The interrupt requests that have not been acknowledged for their low interrupt priority level are kept pend-
ing. When the IPL is restored by an REIT instruction and interrupt priority is resolved against it, the pending
interrupt request is acknowledged if the following condition is met:
• The interrupt enable flag (I flag) is cleared to 0 (interrupts disabled).
• The interrupt request bit for the acknowledged interrupt is cleared to 0.
• The processor interrupt priority level (IPL) equals the interrupt priority level of the acknowledged interrupt.
pending interrupt request
Interrupt priority level of
Interrupt
>
260
Restored processor interrupt
priority level (IPL)
5.6 Multiple interrupts

Related parts for M30280F6HP#U7