SAB-C167CS-L40M CA+ Infineon Technologies, SAB-C167CS-L40M CA+ Datasheet - Page 62

no-image

SAB-C167CS-L40M CA+

Manufacturer Part Number
SAB-C167CS-L40M CA+
Description
IC MCU 16BIT MQFP-144
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet

Specifications of SAB-C167CS-L40M CA+

Core Processor
C166
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SPI, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Type
ROMless
Ram Size
11K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
144- BSQFP
Packages
PG-MQFP-144
Max Clock Frequency
40.0 MHz
Sram (incl. Cache)
11.0 KByte
Can Nodes
2
A / D Input Lines (incl. Fadc)
24
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Other names
B167CSL40MCAZNP
B167CSL40MCAZXP
SABC167CSL40MCAX
SP000103471
Direct Drive
When direct drive is configured (CLKCFG = 011
disabled and the CPU clock is directly driven from the internal oscillator with the input
clock signal.
The frequency of
f
f
The timings listed below that refer to TCLs therefore must be calculated using the
minimum TCL that is possible under the respective circumstances. This minimum value
can be calculated via the following formula:
For two consecutive TCLs the deviation caused by the duty cycle of
so the duration of 2TCL is always 1/
be used only once for timings that require an odd number of TCLs (1, 3, …). Timings that
require an even number of TCLs (2, 4, …) may use the formula 2TCL = 1/
Data Sheet
CPU
OSC
.
TCL
(i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock
min
= 1/
f
OSC
f
CPU
× DC
directly follows the frequency of
min
(DC = duty cycle)
f
OSC
. The minimum value TCL
58
B
) the on-chip phase locked loop is
f
OSC
so the high and low time of
f
OSC
min
therefore has to
is compensated
C167CS-4R
f
V2.2, 2001-08
OSC
C167CS-L
.

Related parts for SAB-C167CS-L40M CA+