AT90LS8535-4JI Atmel, AT90LS8535-4JI Datasheet - Page 41
![IC MCU 8K 4MHZ A/D LV IT 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
AT90LS8535-4JI
Manufacturer Part Number
AT90LS8535-4JI
Description
IC MCU 8K 4MHZ A/D LV IT 44PLCC
Manufacturer
Atmel
Series
AVR® 90LSr
Specifications of AT90LS8535-4JI
Core Processor
AVR
Core Size
8-Bit
Speed
4MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90LS8535-4JI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
1041H–11/01
up-counting and down-counting values are reached simultaneously. When the prescaler
is in use (CS12..CS10 ≠ 001 or 000), the PWM output goes active when the counter
reaches TOP value, but the down-counting compare match is not interpreted to be
reached before the next time the counter reaches the TOP value, making a one-period
PWM pulse.
Table 15. Compare1 Mode Select in PWM Mode
Note:
Note that in the PWM mode, the 10 least significant OCR1A/OCR1B bits, when written,
are transferred to a temporary location. They are latched when Timer/Counter1 reaches
the value TOP. This prevents the occurrence of odd-length PWM pulses (glitches) in the
event of an unsynchronized OCR1A/OCR1B write. See Figure 33 for an example.
Figure 33. Effects of Unsynchronized OCR1 Latching
During the time between the write and the latch operations, a read from OCR1A or
OCR1B will read the contents of the temporary location. This means that the most
recently written value always will read out of OCR1A/B.
When the OCR1A/OCR1B contains $0000 or TOP, the output OC1A/OC1B is updated
t o l o w o r h i g h o n t h e n e x t c o m p a r e m a t c h a c c o r d i n g t o t h e s e t t i n g s o f
COM1A1/COM1A0 or COM1B1/COM1B0. This is shown in Table 16.
Table 16. PWM Outputs OCR1X = $0000 or TOP
COM1X1
Note: X = A or B
0
0
1
1
COM1X1
Compare Value changes
X = A or B
1
COM1X0
Unsynchronized
0
1
0
1
Synchronized
Effect on OCX1
Not connected
Not connected
Cleared on compare match, up-counting. Set on compare match,
down-counting (non-inverted PWM).
Cleared on compare match, down-counting. Set on compare match,
up-counting (inverted PWM).
Compare Value changes
COM1X0
0
OCR1X Latch
OCR1X Latch
OCR1X
$0000
Glitch
AT90S/LS8535
Compare Value
Counter Value
PWM Output OC1X
Output OC1X
Counter Value
Compare Value
PWM Output OC1X
L
41