TS87C51RB2-LIB Atmel, TS87C51RB2-LIB Datasheet - Page 13
![IC MCU 8BIT 16K OTP 30MHZ 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
TS87C51RB2-LIB
Manufacturer Part Number
TS87C51RB2-LIB
Description
IC MCU 8BIT 16K OTP 30MHZ 44PLCC
Manufacturer
Atmel
Series
87Cr
Datasheets
1.TS87C51RB2-VIA.pdf
(3 pages)
2.TS87C51RB2-VIA.pdf
(86 pages)
3.TS87C51RB2-VIA.pdf
(74 pages)
Specifications of TS87C51RB2-LIB
Core Processor
8051
Core Size
8-Bit
Speed
30/20MHz
Connectivity
UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
16KB (16K x 8)
Program Memory Type
OTP
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TS87C51RB2-LIB
Manufacturer:
TEMIC
Quantity:
328
Figure 5-2.
4188F–8051–01/08
XTAL1
XTAL1:2
X2 bit
CPU clock
Mode Switching Waveforms
STD Mode
Figure 5-1.
The X2 bit in the CKCON register
tion to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode).
Setting this bit activates the X2 feature (X2 mode).
Note:
Table 5-2.
Bit Number
7
-
7
6
5
In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all
peripherals using clock frequency as time reference (UART, timers, PCA...) will have their time ref-
erence divided by two. For example a free running timer generating an interrupt every 20 ms will
then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.
XTAL1
Mnemonic
Clock Generation Diagram
CKCON Register
CKCON - Clock Control Register (8Fh)
6
Bit
-
F
-
-
-
XTAL
Description
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
-
2
X2 Mode
(Table
XTAL1:2
4
-
5-2) allows to switch from 12 clock cycles per instruc-
CKCON reg
X2
0
1
3
-
F
OSC
AT/TS8xC51Rx2
2
-
CPU control
state machine: 6 clock cycles.
STD Mode
1
-
X2
0
13