LH7A404N0F000B3,55 NXP Semiconductors, LH7A404N0F000B3,55 Datasheet - Page 22

• Manufacturer Part Number: LH7A404N0F000B3,55
• Description: IC ARM9 BLUESTREAK MCU 324LFBGA
• Manufacturer: NXP Semiconductors
• Series: BlueStreak ; LH7Ar

Specifications of LH7A404N0F000B3,55

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, IrDA, Microwire, MMC, PS2, SmartCard, SPI, SSI, SSP, UART/USART, USB
• Peripherals: AC'97, DMA, LCD, POR, PWM, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 80K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 9x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 324-LFBGA
• For Use With: 568-4304 - BOARD EVAL FOR LH7A404
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: 568-4277; 935285069551; LH7A404N0F000B3-S

LH7A404
Vectored Interrupt Controller (VIC)
manage interrupt requests from on-chip and off-chip
sources. Each VIC performs these primary functions:
• Determine if an interrupt source is disabled or can
• Prioritize up to 16 separate interrupt sources for
• Obtain the address of the interrupt handler (vector)
• Provide a default vector and a set of status registers
to 64 different interrupts, 32 of which are vectored. The
VIC supports both FIQ and IRQ interrupts. FIQ inter-
rupts have a higher priority than IRQ interrupts. If two
interrupts with the same priority become active at the
same time, the priority must be resolved in software.
When an interrupt becomes active, the VIC generates
an FIQ or IRQ if the corresponding mask bit is set.
Interrupts are not latched in the VIC, but may latch on
a particular peripheral when applicable.
22
generate an FIQ or IRQ to the ARM core
simultaneous and nested processing
for up to 16 interrupt sources
for up to 16 non-vectored sources. Software deter-
mines the priority of these interrupts.
The LH7A404 has two VICs working together to
Two VICs are daisy-chained together to support up
SYSTEM AHB BUS
CONTROLLER
ARM922T
MMU/DMA
LCD
LCD
CONTROLLER
DMA
EMBEDDED
LCD AHB BUS
SRAM
80KB
Figure 4. External Bus Interface Block Diagram
HOST
USB
ASYNCHRONOUS
CONTROLLER
NXP Semiconductors
MEMORY
SYNCHRONOUS
CONTROLLER
(SMC)
MEMORY
(SDMC)
cleared, masking all interrupts. They must be set by
software after power-on reset to enable interrupts.
vides direct information about where its service routine
is located and eliminates software arbitration needed
with a simple interrupt controller.
modes, so external interrupts may bring the chip out of
these low power modes.
External Bus Interface
have access to an external memory system. The LCD
controller has access to an internal frame buffer in
embedded SRAM and an extension buffer in Synchro-
nous Memory for large displays. The processor and
DMA engine share the main system bus, providing
access to all external memory devices and the embed-
ded SRAM frame buffer.
External Bus Interface (EBI) is only granted when an
existing access has been completed. See Figure 4.
After a power-on reset, all mask register bits are
A vectored interrupt has improved latency as it pro-
The VICs continue to operate in Halt and Standby
The ARM922T, LCD controller, and DMA engine
An arbitration unit ensures that control over the
INTERFACE
EXTERNAL
INTERNAL TO
(EBI)
THE LH7A404
BUS
ADDRESS/
CONTROL
DATA
EXTERNAL TO
THE LH7A404
32-Bit System-on-Chip
Preliminary data sheet
SDRAM
SDRAM
SRAM
ROM
LH7A404-8