C8051F321 Silicon Laboratories Inc, C8051F321 Datasheet - Page 185

IC 8051 MCU 16K FLASH 28MLP

C8051F321

Manufacturer Part Number
C8051F321
Description
IC 8051 MCU 16K FLASH 28MLP
Manufacturer
Silicon Laboratories Inc
Series
C8051F32xr
Datasheet

Specifications of C8051F321

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
21
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 13x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F321
Manufacturer:
SILICON
Quantity:
249
Part Number:
C8051F321
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F321-GM
Manufacturer:
SiliconL
Quantity:
4 364
Part Number:
C8051F321-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F321-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F321-GMR
Quantity:
60 000
Bit
ARBLOST
TXMODE
MASTER
ACKRQ
ACK
STA
STO
SI
Set by Hardware When:
• A START is generated.
• START is generated.
• SMB0DAT is written before the start of an SMBus
• A START followed by an address byte is received. • Must be cleared by software.
• A STOP is detected while addressed as a slave.
• Arbitration is lost due to a detected STOP.
• A byte has been received and an ACK response
• A repeated START is detected as a MASTER when
• SCL is sensed low while attempting to generate a
• SDA is sensed low while transmitting a ‘1’
• The incoming ACK value is low (ACKNOWL-
• A START has been generated.
• Lost arbitration.
• A byte has been transmitted and an ACK/NACK
• A byte has been received.
• A START or repeated START followed by a slave
• A STOP has been received.
frame.
value is needed.
STA is low (unwanted repeated START).
STOP or repeated START condition.
(excluding ACK bits).
EDGE).
received.
address + R/W has been received.
Table 16.3. Sources for Hardware Changes to SMB0CN
Rev. 1.1
Cleared by Hardware When:
• A STOP is generated.
• Arbitration is lost.
• A START is detected.
• Arbitration is lost.
• SMB0DAT is not written before the start
• A pending STOP is generated.
• After each ACK cycle.
• Each time SI is cleared.
• The incoming ACK value is high (NOT
• Must be cleared by software.
of an SMBus frame.
ACKNOWLEDGE).
C8051F320/1
185

Related parts for C8051F321