LTC1052CH Linear Technology, LTC1052CH Datasheet
LTC1052CH
Specifications of LTC1052CH
Related parts for LTC1052CH
LTC1052CH Summary of contents
Page 1
... Control circuitry is brought out on the 14-pin and 16-pin versions to allow the sampling of the LTC1052 to be synchronized with an external frequency source. , LTC and LT are registered trademarks of Linear Technology Corporation. LTCMOS is a trademark of Linear Technology Corporation. Teflon is a trademark of DuPont. 0.1 F ...
Page 2
... PACKAGE/ORDER I FOR ATIO TOP VIEW C EXTB 8 C EXTA 1 – – – V METAL CAN H PACKAGE OBSOLETE PACKAGE Consider the N8 Package for Alternate Source ORDER PART NUMBER LTC7652CH LTC1052CH LTC1052MH TOP VIEW C EXTA 1 – IN – – PACKAGE 8-LEAD PDIP T = 110 C, = 150 C/W JMAX ...
Page 3
ELECTRICAL CHARACTERISTICS temperature range, otherwise specifications are at T SYMBOL PARAMETER V Input Offset Voltage OS /∆Temp Average Input Offset Drift ∆V OS ∆V /∆Time Long-Term Offset Voltage Stability OS I Input Offset Current OS I Input Bias Current B ...
Page 4
LTC1052/LTC7652 W U TYPICAL PERFOR A CE CHARACTERISTICS Offset Voltage vs Sampling Frequency 12 V SUPPLY= ± 500 1000 1500 2000 SAMPLING FREQUENCY, f (Hz) S LTC1052/7652 • TPC01 Aliasing Error V = ...
Page 5
W U TYPICAL PERFOR A CE CHARACTERISTICS Broadband Noise 0.1µF EXT A = – 1000 1ms/DIV V Supply Current vs Supply Voltage 2.5 2.0 1.5 1.0 0 – ...
Page 6
LTC1052/LTC7652 W U TYPICAL PERFOR A CE CHARACTERISTICS V + OVERDRIVE { REF INPUT OUTPUT TEST CIRCUITS Electrical Characteristics Test Circuit (TC1 – 6 LTC1052 0.1µF 0.1µF ...
Page 7
THEORY OF OPERATIO power supply are also nulled. For nulling to take place, the offset voltage, common mode voltage and power supply must not change at a frequency which is high compared to the frequency response of the nulling loop. ...
Page 8
LTC1052/LTC7652 THEORY OF OPERATIO + – – – l – – APPLICATIO S I FOR ATIO EXTERNAL CAPACITORS C and C are the holding elements ...
Page 9
U U APPLICATIO S I FOR ATIO connections, to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width. Microvolts Thermocouple effects must be considered if the LTC1052’s ...
Page 10
LTC1052/LTC7652 U U APPLICATIO S I FOR ATIO When all of these errors are considered, it may seem impossible to take advantage of the extremely low drift specifications of the LTC1052. To show that this is not the case, examine ...
Page 11
... In fact, the V set by the package-induced warm-up drift, not by the LTC1052. TO-99 metal cans exhibit the worst warm-up drift and Linear Technology sample tests TO-99 lots to minimize this problem. Two things make 100% screening costly: (1) The extreme precision required on the LTC1052 and (2) the thermal time constant of the package is 0 ...
Page 12
LTC1052/LTC7652 U U APPLICATIO S I FOR ATIO OUTPUT CLAMP If the LTC1052 is driven into saturation, the nulling loop, attempting to force the differential input voltage to zero, will drive C and supply rail. After the ...
Page 13
U TYPICAL APPLICATIO S COMPARATOR INPUTS GROUND OR INPUT COMMON- MODE VOLTAGE ZERO COMMAND 5V = ZERO – COMPARE 1HZ to 1.25MHz Voltage-to-Frequency Converter (5V Supply LTC1052 2 8 – 0.1 F ...
Page 14
LTC1052/LTC7652 U TYPICAL APPLICATIO Adjust* CMOS DAC Buffer—Single Supply OS 15V OUT1 12–BIT CMOS DAC LTC1052 3 – l OUT2 1 15V 0.1µF 43k ...
Page 15
U TYPICAL APPLICATIO S ±100mA Output Drive 100k 100pF 2 7 – 6 LTC1010 LTC1052 0.1µF 0.1µF – 5µ /∆T = 50µV/°C OS GAIN = 10 FULL ...
Page 16
LTC1052/LTC7652 U TYPICAL APPLICATIO S Increasing Output Current and Voltage (V 7V 2N3904 0.1µ – INPUT LTC1052 LT318A – 0.1µF 0.1µF 2N3904 – 7V 0.1µF NC STABLE ...
Page 17
U TYPICAL APPLICATIO S – TYPE K STABILIZING AMP THERMOCOUPLE 41.4µV/°C + 100k 1N914 1µF 0.1µF OPTIONAL INPUT FILTER-AND-OVERLOAD CLAMP 150k** 50k 60°C TRIM 33k** † A 1µF COLD JUNCTION BIAS 487Ω* 187Ω* 5V 1000pF 20Ω 20Ω ...
Page 18
LTC1052/LTC7652 U TYPICAL APPLICATIO S 28k 95k – 10k FULL-SCALE 3 + TRIM 0.1µF A OUT DATA OUTPUT = B OUT 100,000 COUNTS FULL-SCALE NO ZERO TRIM 20ppm/°C GAIN DRIFT *VISHAY S-102 RESISTOR 18 ...
Page 19
U TYPICAL APPLICATIO S 4 – LTC1052 14–PIN INPUT 14 100k 0.1µ 74C90 ÷ 2N3904 – 15V 25mA 2.2µF FLOATING + 2N3904 SUPPLY NC OUTPUTS 15V ...
Page 20
LTC1052/LTC7652 PACKAGE DESCRIPTIO SEATING PLANE 45°TYP Package 8-Lead TO-5 Metal Can (.200 Inch PCD) (Reference LTC DWG # 05-08-1320) .335 – .370 (8.509 – 9.398) DIA .305 – .335 (7.747 – 8.509) .040 .050 (1.016) MAX (1.270) ...
Page 21
PACKAGE DESCRIPTIO .300 BSC (7.62 BSC) .008 – .018 (0.203 – 0.457) NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS U J Package 14-Lead CERDIP (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110) .785 (19.939) .005 ...
Page 22
LTC1052/LTC7652 PACKAGE DESCRIPTIO .045 – .068 (1.143 – 1.650) FULL LEAD OPTION .300 BSC (7.62 BSC) .008 – .018 (0.203 – 0.457) NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS .300 – .325 (7.620 – 8.255) .008 ...
Page 23
... MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm) Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen- tation that the interconnection of its circuits as described herein will not infringe on existing patent rights. ...
Page 24
... NOTE .394 – .419 (10.007 – 10.643) N .037 – .045 (0.940 – 1.143) .004 – .012 (0.102 – 0.305) S16 (WIDE) 0502 LW/TP 1202 1K REV A • PRINTED IN USA LINEAR TECHNOLOGY CORPORATION 1985 1052fa ...