ADM1069ASTZ Analog Devices Inc, ADM1069ASTZ Datasheet - Page 29

IC SUPERVISOR/SEQUENCER 32-LQFP

ADM1069ASTZ

Manufacturer Part Number
ADM1069ASTZ
Description
IC SUPERVISOR/SEQUENCER 32-LQFP
Manufacturer
Analog Devices Inc
Type
Sequencerr
Datasheet

Specifications of ADM1069ASTZ

Number Of Voltages Monitored
8
Output
Programmable
Voltage - Threshold
8 Selectable Threshold Combinations
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
For Use With
EVAL-ADM1069LQEBZ - BOARD EVALUATION FOR ADM1069LQ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Reset
-
Reset Timeout
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM1069ASTZ
Manufacturer:
AKM
Quantity:
940
Part Number:
ADM1069ASTZ
Manufacturer:
AD
Quantity:
885
Part Number:
ADM1069ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADM1069ASTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADM1069ASTZ
Quantity:
2 500
Part Number:
ADM1069ASTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADM1069ASTZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADM1069ASTZ-REEL7
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Write Byte/Word
In a write byte/word operation, the master device sends a
command byte and one or two data bytes to the slave device,
as follows:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. The master asserts a stop condition on SDA to end the
In the ADM1069, the write byte/word protocol is used for the
following three purposes:
S
1
To write a single byte of data to the RAM. In this case, the
command byte is RAM Address 0x00 to RAM Address 0xDF,
and the only data byte is the actual data, as shown in Figure 41.
To set up a 2-byte EEPROM address for a subsequent read,
write, block read, block write, or page erasure. In this case,
the command byte is the high byte of EEPROM Address 0xF8
to EEPROM Address 0xFB. The only data byte is the low byte
of the EEPROM address, as shown in Figure 42.
Because a page consists of 32 bytes, only the three MSBs of
the address low byte are important for page erasure. The
lower five bits of the EEPROM address low byte specify the
addresses within a page and are ignored during an erase
operation.
To write a single byte of data to the EEPROM. In this case, the
command byte is the high byte of EEPROM Address 0xF8
to EEPROM Address 0xFB. The first data byte is the low
byte of the EEPROM address, and the second data byte is
the actual data, as shown in Figure 43.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts an ACK on SDA.
The master sends a command code.
The slave asserts an ACK on SDA.
The master sends a data byte.
The slave asserts an ACK on SDA.
The master sends a data byte (or asserts a stop condition).
The slave asserts an ACK on SDA.
transaction.
ADDRESS
SLAVE
S
1
ADDRESS
2
SLAVE
S
1
ADDRESS
2
SLAVE
Figure 43. Single Byte Write to the EEPROM
W A
Figure 41. Single Byte Write to the RAM
Figure 42. Setting an EEPROM Address
2
3
W A
(0xF8 TO 0xFB)
3
HIGH BYTE
W A
ADDRESS
EEPROM
(0xF8 TO 0xFB)
3
HIGH BYTE
ADDRESS
4
EEPROM
(0x00 TO 0xDF)
ADDRESS
4
RAM
4
5
A
(0x00 TO 0xFF)
A
5
LOW BYTE
ADDRESS
EEPROM
(0x00 TO 0xFF)
A
5
6
LOW BYTE
ADDRESS
EEPROM
DATA
6
6
A
7
A
7
DATA
P
8
8
A
7
8
P
A
9
10
P
Rev. B | Page 29 of 32
Block Write
In a block write operation, the master device writes a block of
data to a slave device. The start address for a block write must
have been set previously. In the ADM1069, a send byte opera-
tion sets a RAM address, and a write byte/word operation sets
an EEPROM address, as follows:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. The master asserts a stop condition on SDA to end the
Unlike some EEPROM devices that limit block writes to within
a page boundary, there is no limitation on the start address
when performing a block write to EEPROM, except when
Note that the ADM1069 features a clock extend function for
writes to EEPROM. Programming an EEPROM byte takes
approximately 250 μs, which limits the SMBus clock for
repeated or block write operations. The ADM1069 pulls SCL
low and extends the clock pulse when it cannot accept any
more data.
S
1
ADDRESS
SLAVE
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by
the write bit (low).
The addressed slave device asserts an ACK on SDA.
The master sends a command code that tells the slave
device to expect a block write. The ADM1069 command
code for a block write is 0xFC (1111 1100).
The slave asserts an ACK on SDA.
The master sends a data byte that tells the slave device how
many data bytes are being sent. The SMBus specification
allows a maximum of 32 data bytes in a block write.
The slave asserts an ACK on SDA.
The master sends N data bytes.
The slave asserts an ACK on SDA after each data byte.
transaction.
There are fewer than N locations from the start address to
the highest EEPROM address (0xFBFF), which results in
writing to invalid addresses.
An address crosses a page boundary. In this case, both
pages must be erased before programming.
2
W A
Figure 44. Block Write to the EEPROM or RAM
3
COMMAND 0xFC
(BLOCK WRITE)
4
A
5
COUNT
BYTE
6
A
7
DATA
8
1
A
9
DATA
2
ADM1069
A
DATA
N
A P
10

Related parts for ADM1069ASTZ