AK5393VSP-E2 AKM Semiconductor Inc, AK5393VSP-E2 Datasheet
AK5393VSP-E2
Specifications of AK5393VSP-E2
AK5393V5P-E2
AK5393VSP
Available stocks
Related parts for AK5393VSP-E2
AK5393VSP-E2 Summary of contents
Page 1
ASAHI KASEI The AK5393 is a 24bit, 128x oversampling 2ch A/D Converter for professional digital audio systems. The modulator in the AK5393 uses the new developed Enhanced Dual Bit architecture. This new architecture achieves the wide dynamic range, while keeping ...
Page 2
ASAHI KASEI n Ordering Guide AK5393-VS AKD5393 n Pin Layout VREFL 1 GNDL 2 VCOML 3 AINL+ 4 AINL- 5 ZCAL DGND CAL 9 RST 10 SMODE2 11 SMODE1 12 LRCK 13 SCLK 14 n Compatibility ...
Page 3
ASAHI KASEI No. Pin Name I/O 1 VREFL O Lch Reference Voltage Pin, 3.75V 2 GNDL - Lch Reference Ground Pin VCOML O Lch Common Voltage Pin, 2.75V 4 AINL+ I Lch Analog positive input Pin 5 AINL- ...
Page 4
ASAHI KASEI 14 SCLK I/O Serial Data Clock Pin 15 SDATA O Serial Data Output Pin 16 FSYNC I/O Frame Synchronization Signal Pin 17 MCLK I Master Clock Input Pin 18 DFS I Double Speed Sampling Mode Pin 19 HPFE ...
Page 5
ASAHI KASEI (AGND,BGND,DGND=0V; Note 1) Parameter Power Supplies: Analog Digital |BGND-DGND| (Note 2) Input Current, Any Pin Except Supplies Analog Input Voltage Digital Input Voltage Ambient Temperature (power applied) Storage Temperature Notes: 1. All voltages with respect to ground. 2. ...
Page 6
ASAHI KASEI (Ta=25 C; VA=5.0V; VD=3.3V; AGND,BGND,DGND=0V; fs=48kHz; Signal Frequency=1kHz; 24bit Output; Measurement frequency=10Hz~20kHz; unless otherwise specified) Parameter Resolution Analog Input Characteristics: S/(N+D) fs=48kHz fs=96kHz BW=40kHz Dynamic Range (-60dBFS with A-Weighted ) S/N ( A-Weighted ) Interchannel Isolation Interchannel Gain ...
Page 7
ASAHI KASEI FILTER CHARACTERISTICS(fs=48kHz) (Ta=25 C; VA=5.0V 5%; VD=3.0~5.25V; fs=48kHz, DFS="L") Parameter ADC Digital Filter(Decimation LPF): Passband (Note 5) Stopband (Note 5) Passband Ripple Stopband Attenuation (Note 6) Group Delay Distortion Group Delay (Note 7) ADC Digital Filter(HPF): Frequency response ...
Page 8
ASAHI KASEI (Ta=25 C; VA=5.0V 5%; VD=3.0 ~ 5.25V) Parameter High-Level Input Voltage Low-Level Input Voltage High-Level Output Voltage Iout=-20µA Low-Level Output Voltage Iout=20µA Input Leakage Current (Ta=25 C; VA=5.0V 5%; VD=3.0 ~ 5.25V; C Parameter Control Clock Frequency Master ...
Page 9
ASAHI KASEI n Timing Diagram LRCK tSLR SCLK SDATA Serial Data Timing (Slave Mode, FSYNC="H") LRCK tSLR SCLK FSYNC tDLR SDATA LRCK tSLR SCLK SDATA Serial Data Timing (I M0038-E-04 tSLKL tDLR MSB MSB-1 tSF tDSS MSB D1 Serial Data ...
Page 10
ASAHI KASEI LRCK tSLR SCLK FSYNC tLRF SDATA Serial Data Timing (Master Mode & I RST CAL SDATA M0038-E-04 tSF tDSS MSB-1 MSB 2 S Master Mode, DFS ="L") tRTW tRTV tRCF tRCR Reset & Calibration Timing - 10 - ...
Page 11
System Clock Input The external clocks which are required to operate the AK5393 are MCLK, LRCK(fs), SCLK. MCLK should be synchronized with LRCK but the phase is free of care. MCLK should be 256fs in normal sampling mode(DFS="L") and ...
Page 12
LRCK( SCLK(i) FSYNC(i) SDATA( Lch Data FSYNC(i) SDATA( 23:MSB,0:LSB LRCK( SCLK(o) FSYNC(o) SDATA( Lch ...
Page 13
ASAHI KASEI n Offset Calibration When RST pin goes to "L", the digital section is powered-down. Upon returning "H", an offset calibration cycle is started. An offset calibration cycle should always be initiated after power-up. During the offset calibration cycle, ...
Page 14
Figure 5 and 6 show the system connection diagram. An evaluation board[AKD5393] is available which demonstrates the optimum layout, power supply arrangements and measurement results. 10µ Lch+ Lch- +3.3~5V Digital + 10µ Reset & Cal Control Mode Select System Controller ...
Page 15
ASAHI KASEI 1. Grounding and Power Supply Decoupling The AK5393 requires careful attention to power supply and grounding arrangements. Analog ground and digital ground should be separate and connected together near to where the supplies are brought onto the printed ...
Page 16
ASAHI KASEI Figure 7shows an input buffer circuit example 1. This is a full-differential input buffer circuit with an inverted-amp (gain :-10dB). The capacitor of 10nF between AIN+ /- decreases the clock feed through noise of modulator, and composes a ...
Page 17
ASAHI KASEI 28pin SOP (Unit: mm) 1.095TYP 18.7 0.3 1.27 0.10 0.4 0.1 n Package & Lead frame material Package molding compound: Lead frame material: Lead frame surface treatment: M0038-E-04 PACKAGE 0.12 M Epoxy Cu Solder plate - 17 - ...
Page 18
ASAHI KASEI Contents of XXXBYYYYC XXXB: YYYYC: These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current ...