PIC18F2510-E/SP Microchip Technology, PIC18F2510-E/SP Datasheet - Page 3
![IC MCU FLASH 16KX16 28-DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
PIC18F2510-E/SP
Manufacturer Part Number
PIC18F2510-E/SP
Description
IC MCU FLASH 16KX16 28-DIP
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18F2221-ISO.pdf
(46 pages)
3.PIC18LF2410-ISO.pdf
(376 pages)
4.PIC18LF2410-ISO.pdf
(8 pages)
5.PIC18LF2410-ISO.pdf
(16 pages)
6.PIC18LF2410-ISO.pdf
(6 pages)
7.PIC18LF2410-ISO.pdf
(6 pages)
8.PIC18LF2410-ISO.pdf
(8 pages)
Specifications of PIC18F2510-E/SP
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-DIP (0.300", 7.62mm)
For Use With
DVA18XP280 - DEVICE ADAPTER 18F2220 PDIP 28LD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
6. Module: Timing Diagrams and
TABLE 25-6:
7. Module: EUSART
17.1.2
The data on the RX pin is sampled three times by a
majority detect circuit to determine if a high or a low
level is present at the RX pin when SYNC is clear or
when BRG16 and BRGH are both not set.
The data on the RX pin is sampled once when SYNC is
set or when BRGH16 and BRGH are both set.
© 2005 Microchip Technology Inc.
1A
1
Note 1:
Param.
No.
Table 25-6: External Clock Timing Requirements
(page 333), has been revised (changes and
additions are shown in bold text).
The RX pin sampling information in Section 17.1.2
“Sampling” has changed. This section now reads
as follows:
F
T
Instruction cycle period (T
except PLL. All specified values are based on characterization data for that particular oscillator type under
standard operating conditions with the device executing code. Exceeding these specified limits may result
in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested
to operate at “min.” values with an external clock applied to the OSC1/CLKI pin. When an external clock
input is used, the “max.” cycle time limit is “DC” (no clock) for all devices.
SAMPLING
Symbol
OSC
OSC
Specifications
EXTERNAL CLOCK TIMING REQUIREMENTS
External CLKI Frequency
Oscillator Frequency
External CLKI Period
Oscillator Period
Characteristic
CY
(1)
) equals four times the input oscillator time base period for all configurations
(1)
(1)
(1)
1000
Min
250
250
100
DC
DC
DC
DC
DC
0.1
40
32
25
40
4
4
5
5
8. Module: MSSP
9. Module: QFN
Note:
Note:
31.25
Max
200
250
250
200
In Section 16.3.2 “Operation”, the following note
has been added:
In the QFN pin diagrams on pages 3 and 4, and in
Table 1-3: PIC18F2410/2510/2515/2610 Pinout I/O
Descriptions, the following note has been added:
25
40
25
10
—
—
—
—
—
1
4
4
1
PIC18F2X1X/4X1X
The SSPBUF register cannot be used with
read-modify-write instructions, such as
BCF, BTFSC, COMF, etc.
It is recommended to connect the bottom
pad of QFN package parts to V
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
kHz
kHz
ns
ns
ns
ns
ns
μs
ns
μs
μs
XT, RC Oscillator mode
HS Oscillator mode
LP Oscillator mode
EC Oscillator mode
RC Oscillator mode
XT Oscillator mode
HS Oscillator mode
HS + PLL Oscillator mode
LP Oscillator mode
XT, RC Oscillator mode
HS Oscillator mode
LP Oscillator mode
EC Oscillator mode
RC Oscillator mode
XT Oscillator mode
HS Oscillator mode
HS + PLL Oscillator mode
LP Oscillator mode
Conditions
DS80227B-page 3
SS
.