MCF5272VF66 Freescale Semiconductor, MCF5272VF66 Datasheet - Page 2
![IC MPU 32BIT 66MHZ 196-MAPBGA](/photos/13/94/139412/mcf5272vf66_sml.jpg)
MCF5272VF66
Manufacturer Part Number
MCF5272VF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Specifications of MCF5272VF66
Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
196-MAPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5272VF66
Manufacturer:
HYNIX
Quantity:
19
Company:
Part Number:
MCF5272VF66
Manufacturer:
FREESCAL
Quantity:
885
Company:
Part Number:
MCF5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCF5272VF66J
Manufacturer:
Freescale
Quantity:
256
Company:
Part Number:
MCF5272VF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCF5272VF66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCF5272VF66R2J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Features
2
DRAM Controller Outputs
SDRAM Controller
SCR
SPR
SDRAM Control
SDRAM Timer
JTAG
SDCR
SDTR
System Control
ALPR
PMR
WRRR
WIRR
Chip Select Module
WCR
WER
CSORs
MCF5272 Integrated Microprocessor Product Brief
Freescale Semiconductor, Inc.
8
Instruction
Memory
SYSTEM INTEGRATION MODULE (SIM)
CS[7:0]
For More Information On This Product,
Local
Bus
Base Address
Figure 1. MCF5272 Block Diagram
8
CSBRs
MBAR
8
Go to: www.freescale.com
IFP
OEP
Identification
ROMBAR
RAMBAR
Bus Interface
Control Signals
Decode, Select, Operand Fetch
FIFO Instruction Buffer (3 X 32)
V2 ColdFire Processor Complex
Instruction Address Generation
Address Generation, Execute
ACR0
ACR1
Instruction Cache
SRAM Controller
External
ROM Controller
DIR
32-Bit Address Bus
Controller
Instruction Fetch
32-Bit Data Bus
Local Memory
16-Kbyte
4-Kbyte
1-Kbyte
SRAM
Cache
CACR
ROM
PACNT–
PDCNT
Parallel Port
Interrupt Controller
31
4 ICRs
PADDR–
PCDDR
Instruction Unit
0
INT[6:1]
4-Entry
Store
Buffer
Local Memory
Data Bus
6
PADR–
PIWR
PCDR
PITR
PIVR
ISR
MOTOROLA
D[31:0]
Two UARTs
Purpose
Ethernet
General-
Timers
PWM
QSPI
Four
PLIC
DMA
USB