MAX19700EVKIT Maxim Integrated Products, MAX19700EVKIT Datasheet - Page 9

• Manufacturer Part Number: MAX19700EVKIT
• Description: EVAL KIT FOR MAX19700
• Manufacturer: Maxim Integrated Products
• Type: Encoder, Decoderr

Specifications of MAX19700EVKIT

• For Use With/related Products: MAX19700
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The MAX19700 features two reference operation
modes. The EV kit can be configured to use either the
MAX19700 internal (1.024V) reference or an external
user-supplied reference applied at the REFIN pad. The
MAX19700 generates the REFP and REFN voltages
from the selected reference voltage (refer to the
MAX19700 data sheet for more details). Measure the
REFP and REFN voltages at TP1 and TP2, respectively.
Jumper JU4 controls the reference mode. See Table 3
for jumper configuration.
Table 3. Reference Shunt Settings (JU4)
*Default configuration: JU4 (installed).
The MAX19700 features one 10-bit parallel, bidirection-
al data bus that transmits/receives the converted ana-
log signals. Refer to the MAX19700 data sheet for more
details.
The MAX19700 EV kit features an on-board, bidirection-
al, level-translating buffer in the parallel digital data
path. Jumper JU3 controls the direction of the data
bus. See Table 4 for jumper configuration.
Table 4. Output Format Shunt Settings
(JU3)
*Default configuration: JU3 (2-3).
A driver (U2) buffers the digital I/Os of the MAX19700.
This driver is able to drive large capacitive loads, which
may be present at the logic analyzer connection. The
outputs of the buffer are connected to a 40-pin header
(J11). See Table 5 for bit locations on header J11.
SHUNT POSITION
SHUNT POSITION
Not installed
Installed*
MAX19700 Evaluation Kit/Evaluation System
2-3*
1-2
_______________________________________________________________________________________
Internal reference mode
External reference mode—apply an
external reference voltage to the REFIN
pad
Transmit path enabled; D0–D9 are
inputs
Receive path enabled; D0–D9 are
outputs
Digital Data Bit Locations
Digital Data Header
DESCRIPTION
DESCRIPTION
Digital Data Direction
Reference
The MAX19700 EV kit is designed to be connected to
an ASIC or FPGA. To complete this connection, follow
the list of instructions below:
1) Remove the shunt from jumper JU2.
2) Remove the shunt from jumper JU3.
3) Connect ASIC/FPGA to header J11 (see the Digital
4) Ensure that the voltage at BVCC matches the
The ASIC/FPGA must control all signals connected to
the MAX19700, including SHDN and Tx/Rx.
Table 5. Digital Data Bit Locations
**
inputs. See the Configuring for ASIC/FPGA Connection section
in this document.
Note: All signal directions are with respect to the EV kit. Pins 5,
7, 11, 15, 17, 39, and 40 of J11 are open. All other pins are
connected to DGND.
SIGNAL LOCATION
SHDN and Tx/ Rx default to outputs, but can be configured to
SHDN
Tx/Rx
CLK
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DR
Data Bit Locations section in this document for
header connections).
ASIC/FPGA I/O voltage.
J11-37
J11-35
J11-33
J11-31
J11-29
J11-27
J11-25
J11-23
J11-21
J11-19
J11-13
J11-9
J11-3
J11-1
Configuring for ASIC/FPGA Connection
Output
Output
TYPE
I/O**
I/O**
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Transmit/Receive Status**
Incoming Clock Signal
Data-Ready Signal
Shutdown Status**
Data Bit 9 (MSB)
Data Bit 0 (LSB)
DESCRIPTION
Data Bit 1
Data Bit 2
Data Bit 3
Data Bit 4
Data Bit 5
Data Bit 6
Data Bit 7
Data Bit 8
9