ISL5829IN Intersil, ISL5829IN Datasheet
ISL5829IN
Specifications of ISL5829IN
Available stocks
Related parts for ISL5829IN
ISL5829IN Summary of contents
Page 1
... This device complements the ISL5x61 and ISL5x29 families of high speed converters, which include 8-, 10-, 12-, and 14- bit devices. Ordering Information TEMP. PART RANGE o NUMBER ( C) PACKAGE ISL5829IN - LQFP ISL5829/2IN - LQFP ISL5829EVAL1 25 Evaluation Platform Pinout ISL5829 (LQFP) TOP VIEW ...
Page 2
Typical Applications Circuit ID5 ID4 ID3 ID2 ID1 (LSB) ID0 NC NC SLEEP DV PP ICOMP C 1 0.1µ 0.1µF AV +3.3V POWER SOURCE 2 ISL5829 ...
Page 3
Functional Block Diagram NC NC (LSB) QD0 QD1 QD2 QD3 QD4 QD5 QD6 QD7 QD8 QD9 QD10 (MSB) QD11 CLK NC NC (LSB) ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7 ID8 ID9 ID10 (MSB) ID11 3 ISL5829 INPUT LATCH ...
Page 4
Pin Descriptions PIN NO. PIN NAME 11, 19, 26 AGND 13 VDD 28 CLK 27 DGND 10 D VDD 20 FSADJ 14 12, 25 ICOMP, QCOMP 1-6, 29-40, ID11-ID0, QD11-QD0 Digital data input ports. Bit 11 ...
Page 5
... Full Scale Output Current Output Voltage Compliance Range (Note 3) DYNAMIC CHARACTERISTICS Maximum Clock Rate, f ISL5829/2IN CLK Maximum Clock Rate, f ISL5829IN CLK Output Rise Time Full Scale Step Output Fall Time Full Scale Step Output Capacitance Output Noise IOUTFS = 20mA IOUTFS = 2mA ...
Page 6
Electrical Specifications AV DD PARAMETER AC CHARACTERISTICS (Using Figure 13 with R Spurious Free Dynamic Range, f CLK SFDR Within a Window f CLK f CLK Spurious Free Dynamic Range, f CLK SFDR to Nyquist (f /2) CLK f CLK ...
Page 7
Electrical Specifications AV DD PARAMETER Input Logic Low Voltage with (Note 3) 3.3V Supply Sleep Input Current Input Logic Current, I IH, IL Clock Input Current, I IH, IL Digital Input Capacitance TIMING CHARACTERISTICS ...
Page 8
Typical Performance (+3.3V Supply, Using Figure 13 with R SPECTRAL MASK FOR GSM900/DCS1800/PCS1900 P>43dBm NORMAL BTS WITH 30kHz RBW FIGURE 1. EDGE AT 11MHz, 78MSPS CLOCK (91+dBc @ ∆f = +6MHz) SPECTRAL MASK FOR GSM900/DCS1800/PCS1900 P>43dBm NORMAL BTS WITH 30kHz ...
Page 9
Typical Performance (+3.3V Supply, Using Figure 13 with R FIGURE 7. UMTS AT 19.2MHz, 76.8MSPS (70dB 1stACPR, 70dB 2ndACPR) FIGURE 9. ONE TONE AT 40.4MHz, 210MSPS CLOCK (61dBc - NYQUIST, 6dB PAD) FIGURE 11. TWO TONES (CkHzF=6) AT 8.5MHz, 50MSPS ...
Page 10
Definition of Specifications Adjacent Channel Power Ratio, ACPR, is the ratio of the average power in the adjacent frequency channel (or offset) to the average power in the transmitted frequency channel. Crosstalk, is the measure of the channel isolation from ...
Page 11
If the lines driving the clock and the digital inputs are long 50Ω lines, then 50Ω termination resistors should be placed as close to the converter inputs as possible connected to the digital ground ...
Page 12
... The propagation delay is therefore 1/CLK, plus <2ns of processing. See Figure 15. Test Service Intersil offers customer-specific testing of converters with a service called Testdrive. To submit a request, fill out the Testdrive form at www.intersil.com/testdrive. Or, send a request to the technical support center. ...
Page 13
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...