AD8343ARUZ Analog Devices Inc, AD8343ARUZ Datasheet - Page 26

• Manufacturer Part Number: AD8343ARUZ
• Description: IC MIXER ACTIVE HI-IP3 14-TSSOP
• Manufacturer: Analog Devices Inc
• Series: AD8343r

Specifications of AD8343ARUZ

• Frequency: 0Hz ~ 2.5GHz
• Rf Type: Cellular, WLAN
• Number Of Mixers: 1
• Gain: 7dB
• Noise Figure: 14dB
• Secondary Attributes: Up/Down Converter
• Current - Supply: 60mA
• Voltage - Supply: 4.5 V ~ 5.5 V
• Package / Case: 14-TSSOP (0.173", 4.40mm Width)
• Supply Voltage Range: 4.5V To 5.5V
• Rf Ic Case Style: TSSOP
• No. Of Pins: 14
• Operating Temperature Range: -40°C To +85°C
• Msl: MSL 1 - Unlimited
• Ic Function: IF Subsystem
• Termination Type: SMD
• Supply Voltage Min: 4.5V
• Rohs Compliant: Yes
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Filter Terminals: SMD
• Digital Ic Case Style: TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD8343
APPLICATIONS
DOWNCONVERTING MIXER
A typical downconversion application is shown in Figure 69
with the AD8343 connected as a receive mixer. The input
single-ended-to-differential conversion is obtained through
the use of a 1:1 transmission line balun. The input matching
network is positioned between the balun and the input pins,
while the output is taken directly from a 4:1 impedance ratio
(2:1 turns ratio) transformer. The local oscillator signal at a level
of –12 dBm to –3 dBm is brought in through a second 1:1 balun.
R1A and R1B set the core bias current of 18.5 mA per side. L1A
and L1B provide the RF choking required to avoid shunting the
signal. Z1, Z2A, and Z2B comprise a typical input matching
network that is designed to match the AD8343s differential
input impedance to the differential output impedance of the
balun.
The IF output is taken through a 4:1 (impedance ratio) trans-
former that reflects a 200 Ω differential load to the collectors.
This output coupling arrangement is reasonably broadband,
although in some cases the user might want to consider adding
a resonator tank circuit between the collectors to provide a
measure of IF selectivity. The ferrite bead (FB), in series with
the output transformer’s center tap, addresses the common-
mode stability concern.
In this circuit, the PWDN pin is shown connected to GND,
enabling the mixer. In order to enter power-down mode and
conserve power, the PWDN pin must be taken within 500 mV
of VPOS. The DCPL pin is bypassed to GND with about 0.1 μF.
Failure to do so results in a higher noise level at the output of
the device.
UPCONVERTING MIXER
A typical upconversion application is shown in Figure 70. Both
the input and output single-ended-to-differential conversions
–10dBm
LO IN
1:1
0.1µF
Figure 69. Typical Downconversion Application
10
4
6
9
DCPL
PWDN
LOIP
LOIM
VPOS
R
FIN
V
POS
5
BIAS
4.71Ω
1
R1
˜
68Ω
1:1
7
A
COMM
8
L1
A
11
Z2
2
A
14
INPP
Z1
AD8343
Z2
3
B
INPM
L1
B
R1
˜
68Ω
13
12
B
V
FERRITE BEAD
FB
POS
4:1
IF
Rev. B | Page 26 of 32
OUT
are obtained through the use of 1:1 transmission line baluns.
The differential input and output matching networks are
designed between the balun and the I/O pins of the AD8343.
The local oscillator signal at a level of –12 dBm to –3 dBm is
brought in through a third 1:1 balun.
R1A and R1B set the core bias current of 18 mA per side. Z1,
Z2A, and Z2B comprise a typical input matching network
designed to match the AD8343s differential input impedance
to the differential output impedance of the balun. It is assumed
for this example that the input frequency is low and that the
magnitude of the device’s input impedance is therefore much
smaller than the bias resistor values, allowing the input bias
inductors to be eliminated with very little penalty in gain or
noise performance.
In this example, the output signal is taken via a differential
matching network comprising Z3 and Z4A/Z4B, then
through the 1:1 balun and dc blocking capacitors to the
single-ended output.
The output frequency is assumed to be high enough that
conjugate matching to the output of the AD8343 is desirable,
so the goal of the matching network is to provide a conjugate
match between the device’s output and the differential input of
the output balun.
This circuit uses shunt feed to provide collector bias for the
transistors because the output balun in this circuit has no
convenient center-tap. The ferrite beads, in series with the
output’s bias inductors, provide some small degree of damping
to ease the common-mode stability problem. Unfortunately, this
type of output balun can present a common-mode load that
enters the region of output instability, so most of the burden of
avoiding overt instability falls on the input circuit, presenting an
inductive common-mode termination over as broad a band of
frequencies as possible.
The PWDN pin is shown as tied to GND, enabling the mixer.
The DCPL pin must be bypassed to GND with about 0.1 μF to
bypass noise from the internal bias circuit.
LO IN
R
FIN
0.1µF
0.1µF
0.1µF
10
4
6
9
DCPL
PWDN
LOIP
LOIM
Figure 70. Typical Upconversion Application
VPOS
0.1µF
V
POS
Z1
5
DRIVER
BIAS
LO
1
7
COMM
Z2
Z2
8
A
B
11
2
14
R1
INPP
A
AD8343
3
R1
INPM
B
13
12
Z3
V
V
FB
FB
POS
POS
Z4
Z4
B
A
RF
OUT