CYRF6936-40LTXC Cypress Semiconductor Corp, CYRF6936-40LTXC Datasheet - Page 15

• Manufacturer Part Number: CYRF6936-40LTXC
• Description: IC WIRELESS USB LP 2.4GHZ 40VQFN
• Manufacturer: Cypress Semiconductor Corp
• Type: USB Interface ICr

Specifications of CYRF6936-40LTXC

• Package / Case: 40-VQFN Exposed Pad, 40-HVQFN, 40-SQFN, 40-DHVQFN
• Frequency: 2.4GHz
• Data Rate - Maximum: 1Mbps
• Modulation Or Protocol: DSSS, GFSK
• Applications: Home Automation, Security
• Power - Output: 4dBm
• Sensitivity: -97dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 21.2mA
• Current - Transmitting: 34mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: 0°C ~ 70°C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 55 C
• Mounting Style: SMD/SMT
• Operating Temperature Range: - 55 C to + 125 C
• Propagation Delay Time Ns: 25 ns
• Supply Current: 21 mA
• Operating Supply Voltage: 1.8 V to 3.6 V
• Rohs Compliant: YES
• Operating Temperature (min): 0C
• Operating Temperature (max): 70C
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-2962

AC Characteristics
Table 7. SPI Interface
Document #: 38-16015 Rev. *I
Notes
t
t
t
t
t
t
t
t
t
t
t
t
t
16. AC values are not guaranteed if voltage on any pin exceeding V
18. SCK must start low at the time SS goes LOW, otherwise the success of SPI transactions are not guaranteed.
SCK_CYC
SCK_HI
SCK_LO
DAT_SU
DAT_HLD
DAT_VAL
DAT_VAL_TRI
SS_SU
SS_HLD
SS_PW
SCK_SU
SCK_HLD
RESET
17. C
MOSI output
MOSI input
LOAD
Parameter
MISO
SCK
nSS
= 30 pF
[17]
SPI Clock Period
SPI Clock High Time
SPI Clock Low Time
SPI Input Data Setup Time
SPI Input Data Hold Time
SPI Output Data Valid Time
SPI Output Data Tri-state (MOSI from Slave Select Deassert)
SPI Slave Select Setup Time before first positive edge of SCK
SPI Slave Select Hold Time after last negative edge of SCK
SPI Slave Select Minimum Pulse Width
SPI Slave Select Setup Time
SPI SCK Hold Time
Minimum RST Pin Pulse Width
[16]
t
SCK_SU
t
SS_SU
t
DAT_SU
t
DAT_HLD
t
SCK_HI
t
SCK_CYC
Description
IO
Figure 10. SPI Timing
t
SCK_LO
.
t
DAT_VAL
[18]
238.1
Min
100
100
25
10
10
10
20
10
10
10
0
t
SS_HLD
Typ
CYRF6936
t
Max
SCK_HLD
50
20
Page 15 of 23
t
DAT_VAL_TRI
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback