ATMEGA64A-ANR Atmel, ATMEGA64A-ANR Datasheet - Page 204
ATMEGA64A-ANR
Manufacturer Part Number
ATMEGA64A-ANR
Description
IC MCU AVR 64K FLASH 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets
1.ATMEGA64A-MUR.pdf
(21 pages)
2.ATMEGA64A-AU.pdf
(392 pages)
3.ATMEGA64A-AU.pdf
(3 pages)
Specifications of ATMEGA64A-ANR
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 204 of 392
- Download datasheet (8Mb)
21.3.1
21.3.2
21.4
21.4.1
8160C–AVR–07/09
Data Transfer and Frame Format
TWI Terminology
Electrical Interconnection
Transferring Bits
The following definitions are frequently encountered in this section.
Table 21-1.
As depicted in
pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector.
This implements a wired-AND function which is essential to the operation of the interface. A low
level on a TWI bus line is generated when one or more TWI devices output a zero. A high level
is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line
high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any
bus operation.
The number of devices that can be connected to the bus is only limited by the bus capacitance
limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical char-
acteristics of the TWI is given in
different sets of specifications are presented there, one relevant for bus speeds below 100 kHz,
and one valid for bus speeds up to 400 kHz.
Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level
of the data line must be stable when the clock line is high. The only exception to this rule is for
generating start and stop conditions.
Figure 21-3. Data Validity
Term
Master
Slave
Transmitter
Receiver
SDA
SCL
TWI Terminology
Figure
The device that initiates and terminates a transmission. The Master also generates the
The device placing data on the bus.
Description
SCL clock.
The device addressed by a Master.
The device reading data from the bus.
21-2, both bus lines are connected to the positive supply voltage through
Data Stable
“Two-wire Serial Interface Characteristics” on page
Data Change
Data Stable
ATmega64A
331. Two
204
Related parts for ATMEGA64A-ANR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ 5V 64TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ 5V 64-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ COM 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ IND 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ COM 64-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 64KB FLASH 16MHZ 64TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 64KB FLASH 16MHZ 64QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 64K 16MHZ IND 64-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 64K 5V 16MHZ 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 64K 5V 16MHZ 64-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU 8-Bit ATmega AVR RISC 64KB Flash 5V 64-Pin TQFP T/R
Manufacturer:
Atmel
Datasheet: