DS90UR907QSQX/NOPB National Semiconductor, DS90UR907QSQX/NOPB Datasheet

no-image

DS90UR907QSQX/NOPB

Manufacturer Part Number
DS90UR907QSQX/NOPB
Description
IC SERIALIZER 5-65MHZ 24B 36LLP
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90UR907QSQX/NOPB

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
© 2010 National Semiconductor Corporation
5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter
General Description
The DS90UR907Q converts FPD-Link to FPD-Link II. It trans-
lates four LVDS data/control streams and one LVDS clock
pair (FPD-Link) into a high-speed serialized interface (FPD-
Link II) over a single pair. This serial bus scheme greatly
eases system design by eliminating skew problems between
clock and data, reduces the number of connector pins, re-
duces the interconnect size, weight, and cost, and overall
eases PCB layout. In addition, internal DC balanced encoding
is used to support AC-coupled interconnects.
The DS90UR907Q converts, balances and level shifts four
LVDS data/control streams, and embeds one LVDS clock pair
(FPD-Link) to a serial stream (FPD-Link II). Up to 24 bits of
RGB in the FPD-Link are serialized along with the three video
control signals.
Serial transmission is optimized by a user selectable de-em-
phasis and differential output level select features. EMI is
minimized by the use of low voltage differential signaling and
spread spectrum clocking compatibility.
With fewer wires to the physical interface of the host, FPD-
Link input with LVDS technology is ideal for high speed, low
power and low EMI data transfer.
The device is offered in a 36-pin LLP package and is specified
over the automotive AEC-Q100 Grade 2 temperature range
of -40˚C to +105˚C.
Applications Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
301050
DS90UR907Q
Features
Applications
5 – 65 MHz support (140 Mbps to 1.82 Gbps Serial Link)
5-channel (4 data + 1 clock) FPD-Link receiver inputs
AC Coupled STP Interconnect up to 10 meters in length
Integrated output termination
@ Speed link BIST Mode
Optional I2C compatible Serial Control Bus
RGB888 + VS, HS, DE support
Power down Mode minimizes power dissipation
Randomizer/Scrambler – DC-balanced data stream
Low EMI FPD-Link input
Selectable output VOD and adjustable de-emphasis
1.8V or 3.3V compatible control bus interface
Automotive grade product: AEC-Q100 Grade 2 qualified
>8 kV HBM and ISO 10605 ESD rating
Backward compatible mode for operation with older
generation devices
Automotive Display for Navigation
Automotive Display for Entertainment
www.national.com
July 28, 2010
30105027

Related parts for DS90UR907QSQX/NOPB

DS90UR907QSQX/NOPB Summary of contents

Page 1

... EMI data transfer. The device is offered in a 36-pin LLP package and is specified over the automotive AEC-Q100 Grade 2 temperature range of -40˚C to +105˚C. Applications Diagram TRI-STATE® registered trademark of National Semiconductor Corporation. © 2010 National Semiconductor Corporation DS90UR907Q Features ■ ...

Page 2

DS90UR907Q Pin Diagram Pin Descriptions Pin Name Pin # I/O, Type FPD-Link Input Interface RxIN[3:0]+ 2, 33, 31 LVDS RxIN[3:0]- 1, 34, 32, 30, I, LVDS 28 RxCLKIN LVDS RxCLKIN LVDS www.national.com DS90UR907Q — ...

Page 3

Pin Name Pin # I/O, Type Control and Configuration PDB 23 I, LVCMOS w/ pull-down VODSEL 20 I, LVCMOS w/ pull-down De-Emph 19 I, Analog w/ pull-up MAPSEL 26 I, LVCMOS w/ pull-down CONFIG 10 LVCMOS [1:0] w/ ...

Page 4

Block Diagrams Ordering Information NSID Package Description DS90UR907QSQE 36–pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch DS90UR907QSQ 36–pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch DS90UR907QSQX 36–pin LLP, 6.0 X 6.0 X 0.8 mm, ...

Page 5

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage – V (1.8V) DDn Supply Voltage – V DDIO LVCMOS I/O Voltage −0. LVDS Input Voltage −0. Driver Output Voltage Junction Temperature ...

Page 6

Symbol Parameter FPD-LINK II LVDS DRIVER DC SPECIFICATIONS V Differential Output Voltage OD Differential Output Voltage V ODp-p (DOUT+) – (DOUT-) ΔV Output Voltage Unbalance OD Offset Voltage – Single-ended & B, Figure 2 Offset ...

Page 7

Symbol Parameter FPD-LINK II LVDS OUTPUT t Output Low-to-High Transition HLT Time Figure 4 t Output High-to-Low Transition HLT Time Figure 4 t Ouput Active to OFF Delay, XZD Figure 7 t PLL Lock Time, Figure 6 PLD t Delay ...

Page 8

DC and AC Serial Control Bus Characteristics Over 3.3V supply and temperature ranges unless otherwise specified. Symbol Parameter V Input High Level IH V Input Low Level Voltage IL V Input Hysteresis SDA RiseTime ...

Page 9

AC Timing Diagrams and Test Circuits FIGURE 1. FPD-Link DC VTH/VTL Definition FIGURE 2. Output Test Circuit FIGURE 3. Output Waveforms FIGURE 4. Output Transition Times 9 30105062 30105046 30105030 30105047 www.national.com ...

Page 10

FIGURE 5. FPD-Link Input Jitter Tolerance 10 30105061 ...

Page 11

FIGURE 6. Lock Time FIGURE 7. Disable Time FIGURE 8. Latency Delay 11 30105048 30105049 30105010 www.national.com ...

Page 12

FIGURE 9. Output Jitter FIGURE 10. Checkerboard Data Pattern FIGURE 11. BIST PASS Waveform FIGURE 12. Serial Control Bus Timing Diagram 12 30105050 30105032 30105052 30105036 ...

Page 13

FIGURE 13. Typical IDDT (1.8V Supply) Current as a function of RxCLK 13 30105001 www.national.com ...

Page 14

Functional Description The DS90UR907Q converter transmits an FPD-Link interface (4 LVDS data channels + 1 LVDS clock) with total of 27–bits of data (24–high speed bits and 3 low speed video control signals) over a single serial FPD-Link II pair. ...

Page 15

FIGURE 15. Video Control Signal Filter Wavefrom COLOR BIT MAPPING SELECT The DS90UR907Q can be configured to accept 24-bit color (8-bit RGB) with 2 different mapping schemes: LSBs on RxIN FIGURE 16. 8–bit FPD-LInk Mapping: LSB's on RxIN3 30105042 [3] ...

Page 16

EMI REDUCTION FEATURES Spread Spectrum Compatibility The RxCLKIN of the FPD-Link input is capable of tracking spread spectrum clocking (SSC) from a host source. The Rx- CLKIN will accept spread spectrum, tracking up to 35kHz modulation and ±0.5, ±1 or ...

Page 17

Stop Clock Feature The DS90UR907Q will enter a low power SLEEP state when the RxCLKIN is stopped. A STOP condition is detected when the input clock frequency is less than 3 MHz. The clock should be held at a static ...

Page 18

FIGURE 19. BIST Mode Flow Diagram Optional Serial Bus Control The DS90UR907Q may be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg_0x00'h is set to 00'h and all configuration ...

Page 19

The third pin is the ID[X] pin. This pin sets one of four possible device addresses. Two different connections are possible. The pin may be pulled to V (1.8V, NOT V DD kΩ resistor kΩ pull up ...

Page 20

ADD ADD Register Name Bit(s) (dec) (hex Ser Config 1 4 Device ID 6 De-Emphasis 7:5 Control 3:0 www.national.com TABLE 5. Serial Bus Control Registers R/W Defa Function ult (bin) 7 R/W 0 Reserved ...

Page 21

Applications Information DISPLAY APPLICATION The DS90UR907Q and DS90UR908Q chipset is intended for interface between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and up to 1024 X 768 display formats RGB888 application, ...

Page 22

POWER UP REQUIREMENTS AND PDB PIN The VDD (V and V ) supply ramp should be faster than DDn DDIO 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed ...

Page 23

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS Circuit board layout and stack-up for the LVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to ...

Page 24

Revision History • 03/30/2010 — Initial Release • 04/14/2010 — Update Table 5 Addr 0[4:2] = Reserved' Addr 0[5] = VODSEL www.national.com • 06/22/2010 — Update all final AC and DC parameter limits; Add typical IDDT curve • 07/26/2010 — ...

Page 25

Physical Dimensions inches (millimeters) unless otherwise noted 36–pin LLP Package (6 6 0.8 mm, 0.5 mm pitch) NS Package Number SQA36AC 25 www.national.com ...

Page 26

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...

Related keywords