A3P600L-FGG484 Actel, A3P600L-FGG484 Datasheet - Page 133
A3P600L-FGG484
Manufacturer Part Number
A3P600L-FGG484
Description
FPGA - Field Programmable Gate Array 6K SYSTEM GATES
Manufacturer
Actel
Datasheet
1.A3P250L-VQG100.pdf
(224 pages)
Specifications of A3P600L-FGG484
Processor Series
A3P600
Core
IP Core
Maximum Operating Frequency
781.25 MHz
Number Of Programmable I/os
235
Data Ram Size
110592
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Number Of Gates
600 K
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P600L-FGG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3P600L-FGG484
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Company:
Part Number:
A3P600L-FGG484I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 133 of 224
- Download datasheet (8Mb)
Figure 2-38 • Timing Model and Waveforms
Table 2-196 • Register Delays
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Note:
CLK
Data
EN
Out
PRE
CLKQ
SUD
HD
SUE
HE
CLR2Q
PRE2Q
REMCLR
RECCLR
REMPRE
RECPRE
WCLR
WPRE
CKMPWH
CKMPWL
CLR
For specific junction temperature and voltage supply levels, refer to
Timing Characteristics
Commercial-Case Conditions: T
Clock-to-Q of the Core Register
Data Setup Time for the Core Register
Data Hold Time for the Core Register
Enable Setup Time for the Core Register
Enable Hold Time for the Core Register
Asynchronous Clear-to-Q of the Core Register
Asynchronous Preset-to-Q of the Core Register
Asynchronous Clear Removal Time for the Core Register
Asynchronous Clear Recovery Time for the Core Register
Asynchronous Preset Removal Time for the Core Register
Asynchronous Preset Recovery Time for the Core Register
Asynchronous Clear Minimum Pulse Width for the Core Register
Asynchronous Preset Minimum Pulse Width for the Core Register
Clock Minimum Pulse Width High for the Core Register
Clock Minimum Pulse Width Low for the Core Register
50%
1.5 V DC Core Voltage
50%
t
SUE
t
HE
50%
t
CLKQ
50%
t
SUD
0
t
HD
t
PRE2Q
50%
50%
50%
t
J
WPRE
Description
= 70°C, Worst-Case VCC = 1.425 V
50%
50%
50%
t
t
RECPRE
WCLR
R e v i s i o n 9
50%
t
50%
50%
CLR2Q
50%
t
RECCLR
Table 2-6 on page 2-7
50%
ProASIC3L Low Power Flash FPGAs
t
CKMPWH
t
50%
REMPRE
0.56
0.44
0.00
0.46
0.00
0.41
0.41
0.00
0.23
0.00
0.23
0.30
0.30
0.56
0.56
for derating values.
t
CKMPWL
50%
–1
0.66
0.51
0.00
0.55
0.00
0.48
0.48
0.00
0.27
0.00
0.27
0.34
0.34
0.64
0.64
Std.
50%
50%
t
REMCLR
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 119
Related parts for A3P600L-FGG484
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PBGA 256/FPGA, 13824 CLBS, 600000 GATES
Manufacturer:
Actel
Part Number:
Description:
PBGA 484/FPGA, 13824 CLBS, 600000 GATES
Manufacturer:
Actel
Part Number:
Description:
PBGA 256/FPGA, 13824 CLBS, 600000 GATES
Manufacturer:
Actel
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K SYSTEM GATES
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K SYSTEM GATES
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K SYSTEM GATES
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer:
Actel
Datasheet: