PT7C4337WEX Pericom Semiconductor, PT7C4337WEX Datasheet - Page 6

• Manufacturer Part Number: PT7C4337WEX
• Description: IC REAL TIME CLK/CALENDAR 8-SOIC
• Manufacturer: Pericom Semiconductor
• Type: Clock/Calendar/Alarmr

Specifications of PT7C4337WEX

• Time Format: Binary
• Date Format: Binary
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Other names: PT7C4337WEXTR

|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Interrupt related bits
•
Interrupt Output pin select bit. This bit controls the relationship between the two alarms and the interrupt output pins.
•
Alarm 1 Interrupt Enable.
•
Alarm 1 Flag.
•
Alarm 2 Interrupt Enable.
•
Alarm 2 Flag.
PT0205(08/09)
Read / Write
INTCN
Read /
Read /
Read /
Read /
Write
Write
Write
Write
A1IE
A2IE
Read
Read
A1F
A1F
INTCN
A1IE
A1F
A2IE
A2F
Data
Data
Data
Data
Data
1
0
0
1
0
1
0
1
0
1
A match between the timekeeping registers and the alarm 1 registers activates the INTA pin (if the
alarm 1 is enabled) and a match between the timekeeping registers and the alarm 2 registers activates
the SQW/INTB pin (if the alarm 2 is enabled).
A match between the timekeeping registers and either alarm 1 or alarm 2 registers activates
the INTA pin (if the alarms are enabled). In this configuration, a square wave is output on
the SQW/INTB pin.
The A1F bit does not initiate the INTA signal.
Permits the alarm 1 flag (A1F) bit in the status register to assert INTA.
The time do not match the alarm 1 registers.
Indicates that the time matched the alarm 1 registers. If the A1IE bit is also logic 1, the INTA pin goes
low. A1F is cleared when written to logic 0. Attempting to write to logic 1 leaves the value unchanged.
The A2F bit does not initiate an interrupt signal.
Permits the alarm 2 flag (A2F) bit in the status register to assert INTA (when INTCN = 0) or to assert
SQW/INTB (when INTCN = 1).
The time do not match the alarm 2 registers.
Indicates that the time matched the alarm 1 registers. This flag can be used to generate an interrupt on
either INTA or SQW/INTB depending on the status of the INTCN bit. If the INTCN = 0 and A2F = 1
(and A2IE = 1), the INTA pin goes low. If the INTCN = 1 and A2F = 1 (and A2IE = 1), the
SQW/INTB pin goes low. A2F is cleared when written to logic 0. Attempting to write to logic 1 leaves
the value unchanged.
6
Description
Description
Description
Description
Description
Real-time Clock Module (I
Data Sheet
PT7C4337
2
C Bus)
Default
Default
Default
Default
Default
Ver: 4