RX-4801JE:UB Epson Toyocom Corporation, RX-4801JE:UB Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/2/230/epson_toyocom_corporation_sml.jpg)
RX-4801JE:UB
Manufacturer Part Number
RX-4801JE:UB
Description
REAL TIME CLOCK MODULE
Manufacturer
Epson Toyocom Corporation
Specifications of RX-4801JE:UB
Memory Size
*
Time Format
*
Date Format
*
Interface
*
Voltage - Supply
*
Operating Temperature
*
Mounting Type
*
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q5730413A
RX - 4801 SA / JE
8.2. Description of Registers
8.2.1. Register table
Address
∗1)
∗2)
∗3)
∗4)
∗5)
Note
C
D
0
1
2
3
4
5
6
7
8
9
A
B
E
F
When after the initial power-up or when the result of read out the VLF bit is "1" , initialize all registers, before
using the module.
Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the data or
time data is incorrect.
During the initial power-up, the TEST bit is reset to "0" and the VLF bit is set to "1".
∗ At this point, all other register values are undefined, so be sure to perform a reset before using the module.
Only a "0" can be written to the UF, TF, AF, VLF, or VDET bit.
Any bit marked with " " should be used with a value of "0" after initialization.
Any bit marked with "•" is a RAM bit that can be used to read or write any data.
The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit when writing.
Extension Register
Timer Counter 0
Timer Counter 1
Control Register
Flag Register
HOUR Alarm
WEEK Alarm
DAY Alarm
MIN Alarm
Function
MONTH
HOUR
WEEK
YEAR
RAM
SEC
DAY
MIN
CSEL1 CSEL0
TEST WADA USEL
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
128
AE
AE
AE
80
•
•
40
40
40
40
64
6
6
•
•
•
•
Page - 7
UIE
UF
20
20
20
20
20
20
20
20
32
5
•
5
•
TIE
TE
TF
10
10
10
10
10
10
10
10
10
16
4
4
•
•
FSEL1 FSEL0 TSEL1 TSEL0
2048
AIE
AF
8
8
8
3
8
8
8
8
8
3
8
8
•
1024
4
4
4
2
4
4
4
4
4
2
4
4
•
VLF
512
2
2
2
1
2
2
2
2
2
1
2
2
•
RESET
VDET
256
1
1
1
0
1
1
1
•
1
1
0
1
1
ETM27E-04
∗1, ∗3, ∗5
∗1, ∗2, ∗3
Remark
∗3
∗3
∗3
∗3
∗3
∗3
∗4
∗4
∗4
∗4
∗3
−
−
−