MCZ33905BS3EK Freescale Semiconductor, MCZ33905BS3EK Datasheet - Page 81

no-image

MCZ33905BS3EK

Manufacturer Part Number
MCZ33905BS3EK
Description
IC SBC CAN HS 3.3V 32SOIC
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MCZ33905BS3EK

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Analog Integrated Circuit Device Data
Freescale Semiconductor
Table 35. LIN/1 Register
Notes
38.
39.
[b_15 b_14] 10_010 [P/N]
MOSI First byte [15-8]
b7 b6
b5 b4
Bits
Condition for default
00
01
10
11
00
01
10
11
b2
b0
0
1
0
1
The LIN interface can be set in TXD/RXD Mode only when the TXD-L input signal is in recessive state. An attempt to set TXD/RXD
Mode, while TXD-L is low, will be ignored and the LIN interface remains disabled.
In order to use the LIN interface, the 5V-CAN regulator must be set to ON.
01 10_ 011P
Default state
LIN Mode [1], LIN Mode [0] - LIN/1 interface mode control, Wake-Up enable / disable
LIN/1 disable, Wake-Up capability disable
not used
LIN/1 disable, Wake-Up capability enable
LIN/1 Transmit Receive Mode
Slew rate[1], Slew rate[0] LIN/1 slew rate selection
Slew rate for 20 kbit/s baud rate
Slew rate for 10 kbit/s baud rate
Slew rate for fast baud rate
Slew rate for fast baud rate
LIN T/1 on
LIN/1 termination OFF
LIN/1 termination ON
V
LIN goes recessive when device V
LIN continues operation below V
SUP
ext
(39)
LIN mode[1]
bit 7
0
LIN mode[0]
(38)
bit 6
SUP/2
0
SUP/2
6.0 V, until 5 V-CAN is disabled.
is below typically 6.0 V. This is to meet J2602 specification
Slew rate[1]
bit 5
0
Slew rate[0]
Description
MOSI Second Byte, bits 7-0
bit 4
0
POR
DETAIL OF CONTROL BITS AND REGISTER MAPPING
bit 3
0
-
LIN T/1 on
bit 2
0
SERIAL PERIPHERAL INTERFACE
bit 1
0
-
Vsup ext
bit 0
33903/4/5
0
81

Related parts for MCZ33905BS3EK