74VHCT126PW,118 NXP Semiconductors, 74VHCT126PW,118 Datasheet - Page 8

• Manufacturer Part Number: 74VHCT126PW,118
• Description: IC BUFFER/LINE DVR QUAD 14TSSOP
• Manufacturer: NXP Semiconductors
• Series: 74VHCTr

Specifications of 74VHCT126PW,118

• Logic Type: Buffer/Line Driver, Non-Inverting
• Number Of Elements: 4
• Number Of Bits Per Element: 1
• Current - Output High, Low: 25mA, 25mA
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 14-TSSOP (0.173", 4.40mm Width)
• Number Of Channels Per Chip: 4
• Polarity: Non-Inverting
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-5179-2

NXP Semiconductors
[1]
[2]
[3]
[4]
[5]
11. Waveforms
74VHC_VHCT126_1
Product data sheet
Fig 6.
Fig 7.
Typical values are measured at nominal supply voltage (V
t
t
t
C
P
f
f
C
V
N = number of inputs switching;
pd
en
dis
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
is the same as t
= output load capacitance in pF;
is the same as t
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
Measurement points are given in
V
Input to output propagation delays
Measurement points are given in
V
Enable and disable times
PD
V
OL
OL
CC
2
and V
and V
V
CC
f
o
2
) = sum of the outputs.
OH
OH
PLH
PZL
f
PLZ
i
are typical voltage output levels that occur with the output load.
are typical voltage output levels that occur with the output load.
and t
N + (C
and t
and t
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
PZH
PHL
PHZ
nOE input
output
output
L
.
.
.
V
CC
nY output
nA input
2
GND
GND
V
Table
V
Table
V
f
OH
CC
OL
o
V
) where:
I
8.
8.
GND
V
V
OH
OL
V
I
Rev. 01 — 13 August 2009
enabled
V
outputs
M
t
PLZ
t
PHZ
CC
D
in W).
= 3.3 V and V
V
M
V
V M
X
V
Y
t
PHL
74VHC126; 74VHCT126
disabled
CC
outputs
= 5.0 V).
t
PZL
t
PZH
mna237
t
PLH
V
M
V
Quad buffer/line driver; 3-state
M
outputs
enabled
mna949
© NXP B.V. 2009. All rights reserved.
8 of 15