ADP3212MNR2G ON Semiconductor, ADP3212MNR2G Datasheet - Page 13

• Manufacturer Part Number: ADP3212MNR2G
• Description: IC CTLR BUCK 7BIT 2PHASE 48QFN
• Manufacturer: ON Semiconductor

Specifications of ADP3212MNR2G

• Applications: Controller, Intel IMVP-6.5™
• Voltage - Input: 3.3 V ~ 22 V
• Number Of Outputs: 1
• Voltage - Output: 0.3 V ~ 1.5V
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 48-TFQFN Exposed Pad
• Output Voltage: 0.9512 V
• Output Current: 52 A
• Input Voltage: 8 V to 19 V
• Supply Current: 7 mA
• Switching Frequency: 300 KHz
• Mounting Style: SMD/SMT
• Maximum Operating Temperature: + 100 C
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Theory of Operation
Pulse−Width Modulated (PWM) control and Ramp−Pulse
Modulated (RPM) control with multi−phase logic outputs
for use in single−, dual−phase, or triple−phase synchronous
buck CPU core supply power converters. The internal 7−bit
VID DAC conforms to the Intel IMVP−6.5 specifications.
currents and low voltages demanded by today’s
microprocessors. Handling high currents in a single−phase
converter would put too high of a thermal stress on system
components such as the inductors and MOSFETs.
NCP3218G is a stable, high performance architecture that
includes
•
•
•
•
•
•
•
•
•
•
Number of Phases
Tying the PH1 pin to the GND pin forces the chip into
single−phase operation. Tying PH0 to GND and PH1 to
VCC forces the chip into 2−phase operation. Tying PH0 and
PH1 to VCC forces the chip in 3−phase operation. PH0 and
PH1 should be hard wired to VCC or GND. The
APD3212/NCP3218/NCP3218G switches between single
phase and multi−phase operation with PSI and DPRSLP to
optimize power conversion efficiency. Table 1 summarizes
PH0 and PH1.
between the phases is determined by internal circuitry that
Table 1. PHASE NUMBER CONFIGURATION
The APD3212/NCP3218/NCP3218G combines multi−mode
Multi−phase operation is important for producing the high
The multimode control of the APD3212/NCP3218/
The number of operational phases can be set by the user.
In mulit−phase configuration, the timing relationship
Current and thermal balance between phases.
High speed response at the lowest possible switching
frequency and minimal count of output decoupling
capacitors.
Minimized thermal switching losses due to lower
frequency operation.
High accuracy load line regulation.
High current output by supporting 2−phase or 3−phase
operation.
Reduced output ripple due to multi−phase ripple
cancellation.
High power conversion efficiency with heavy and light
loads.
Increased immunity from noise introduced by PC board
layout constraints.
Ease of use due to independent component selection.
Flexibility in design by allowing optimization for either
low cost or high performance.
PH0
0
1
0
1
PH1
0
0
1
1
Number of Phases Configured
1 (GPU Mode)
1
2
3
http://onsemi.com
13
monitors the PWM outputs. Because each phase is
monitored independently, operation approaching 100%
duty cycle is possible. In addition, more than one output can
be active at a time, permitting overlapping phases.
Operation Modes
Phases section) or dynamically controlled by system signals
to optimize the power conversion efficiency with heavy and
light loads.
mulit−phase configuration, during a VID transient or with a
heavy load condition (indicated by DPRSLP being low and
PSI being high), the APD3212/NCP3218/NCP3218G runs
in multi−phase, interleaved PWM mode to achieve minimal
V
performance possible. If the load becomes light (indicated by
PSI being low or DPRSLP being high), APD3212/
NCP3218/NCP3218G switches to single−phase mode to
maximize the power conversion efficiency.
APD3212/NCP3218/NCP3218G is also capable of
dynamically changing the control method. In dual−phase
operation, the APD3212/NCP3218/NCP3218G runs in
PWM mode, where the switching frequency is controlled by
the master clock. In single−phase operation (commanded by
the DPRSLP high state), the APD3212/NCP3218/
NCP3218G runs in RPM mode, where the switching
frequency is controlled by the ripple voltage appearing on
the COMP pin. In RPM mode, the DRVH1 pin is driven high
each time the COMP pin voltage rises to a voltage limit set
by the VID voltage and an external resistor connected
between the RPM pin and GND. In RPM mode, the
APD3212/NCP3218/NCP3218G turns off the low−side
(synchronous rectifier) MOSFET when the inductor current
drops to 0. Turning off the low−side MOSFETs at the zero
current crossing prevents reversed inductor current build up
and breaks synchronous operation of high− and low−side
switches. Due to the asynchronous operation, the switching
frequency becomes slower as the load current decreases,
resulting in good power conversion efficiency with very
light loads.
NCP3218G dynamically changes the number of active
phases and transitions the operation mode based on system
signals and operating conditions.
GPU Mode
power IMVP−6.5 GMCH. To configure the APD3212/
NCP3218/NCP3218G in GPU, connect PH1 to VCC and
connect
APD3212/NCP3218/NCP3218G operates in single phase
only. In GPU mode, the boot voltage is disabled. During
startup, the output voltage ramps up to the programmed VID
voltage. There is no other difference between GPU mode
and normal CPU mode.
CORE
The number of phases can be static (see the Number of
If APD3212/NCP3218/NCP3218G is configured for
In addition to changing the number of phases, the
Table 2 summarizes how the APD3212/NCP3218/
The APD3212/NCP3218/NCP3218G can be used to
output voltage ripple and the best transient
PH0
to
GND.
In
GPU
mode,
the