AD9880/PCBZ Analog Devices Inc, AD9880/PCBZ Datasheet - Page 10

• Manufacturer Part Number: AD9880/PCBZ
• Description: KIT EVALUATION AD9880
• Manufacturer: Analog Devices Inc
• Series: Advantiv®r

Specifications of AD9880/PCBZ

• Main Purpose: Video, Video Processing
• Embedded: No
• Utilized Ic / Part: AD9880
• Primary Attributes: Analog & HDMI/DVI Dual Display Interface
• Secondary Attributes: Auto-Offset, Color Space Converter, RGB and YCbCr Output Formats
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: Q5281026

AD9880
Pin
OUTPUTS
SERIAL PORT
DATA OUTPUTS
DATA CLOCK
OUTPUT
PWRDN
FILT
HSOUT
VSOUT
SOGOUT
O/E FIELD
SDA
SCL
DDCSDA
DDCSCL
MDA
MCL
Red [7:0]
Green [7:0]
Blue [7:0]
DATACK
Description
Power-Down Control/Three-State Control.
The function of this pin is programmable via Register 0x26 [2:1].
External Filter Connection.
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 6 to
this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the section on
PCB Layout Recommendations.
Horizontal Sync Output.
A reconstructed and phase-aligned version of the Hsync input. Both the polarity and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK and Data, data timing with respect to
horizontal sync can always be determined.
Vertical Sync Output.
The separated Vsync from a composite signal or a direct pass through of the Vsync signal. The polarity of this output
can be controlled via serial bus bit (Register 0x24 [6]).
Sync-On-Green Slicer Output.
This pin outputs one of four possible signals (controlled by Register 0x1D [1:0]): raw SOG, raw Hsync, regenerated
Hsync from the filter, or the filtered Hsync. See the Sync processing block diagram (see Figure 8) to view how this pin is
connected. (Note: besides slicing off SOG, the output from this pin is not processed on the AD9880. Vsync separation is
performed via the sync separator.
Odd/Even Field Bit for Interlaced Video. This output will identify whether the current field (in an interlaced signal) is odd
or even. The polarity of this signal is programmable via Register 0x24[4].
Serial Port Data I/O for programming AD9880 registers – I2C address is 0x98.
Serial Port Data Clock for programming AD9880 registers.
Serial Port Data I/O for HDCP communications to transmitter – I2C address is 0x74 or 0x76.
Serial Port Data Clock for HDCP communications to transmitter.
Serial Port Data I/O to EEPROM with HDCP keys – I2C address is 0xA0
Serial Port Data Clock to EEPROM with HDCP keys.
Data Output, Red Channel.
Data Output, Green Channel.
Data Output, Blue Channel. The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is
fixed, but will be different if the color space converter is used. When the sampling time is changed by adjusting the
phase register, the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing
relationship among the signals is maintained.
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible output
clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock, 1× pixel clock, 2×
frequency pixel clock and a 90° phase shifted pixel clock) and they are produced either by the internal PLL clock
generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of DATACK can also be inverted
via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed by adjusting the phase register.
When this is changed, the pixel-related DATACK timing is shifted as well. The DATA, DATACK, and HSOUT outputs are all
moved, so the timing relationship among the signals is maintained.
Rev. 0 | Page 10 of 64