DP83848I-MAU-EK/NOPB National Semiconductor, DP83848I-MAU-EK/NOPB Datasheet - Page 43

no-image

DP83848I-MAU-EK/NOPB

Manufacturer Part Number
DP83848I-MAU-EK/NOPB
Description
EVAL BOARD PHYTER IND TEMP
Manufacturer
National Semiconductor
Datasheet

Specifications of DP83848I-MAU-EK/NOPB

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 12. Basic Mode Control Register (BMCR), address 0x00 (Continued)
Bit
Bit Name
Default
Description
7
Collision Test
0, RW
Collision Test:
1 = Collision test enabled.
0 = Normal operation.
When set, this bit will cause the COL signal to be asserted in response
to the assertion of TX_EN within 512-bit times. The COL signal will be
de-asserted within 4-bit times in response to the de-assertion of
TX_EN.
6:0
RESERVED
0, RO
RESERVED: Write ignored, read as 0.
43
www.national.com

Related parts for DP83848I-MAU-EK/NOPB