DK-RV-1.8-33 austriamicrosystems, DK-RV-1.8-33 Datasheet - Page 10

• Manufacturer Part Number: DK-RV-1.8-33
• Description: EVAL KIT SQUIGGLE MOTOR
• Manufacturer: austriamicrosystems
• Series: SQUIGGLE®r

Specifications of DK-RV-1.8-33

• Main Purpose: Power Management, Motor Control
• Utilized Ic / Part: SQL-RV-1.8-6-12, MC-3300-RV, NSD-2101
• Primary Attributes: Linear Motor, Driver
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Embedded: -
• Secondary Attributes: -

NSD-2101
Data Sheet - D e t a i l e d D e s c r i p t i o n
7.5 Register Map
Table 8
Table 8. I²C Registers
www.austriamicrosystems.com/NSD-2101
Pulse count (high byte)
Pulse count (low byte)
Reserved register
Control Register
Hybrid speed
Description
Period count
Period offset
Pulse width
Phase shift
lists out the registers which can be addressed over the I²C interface.
Address
00h
01h
02h
03h
04h
05h
06h
07h
10h
MSB
IDL
X
P
X
X
X
X
X
PS[1] PS[0]
HB
X
D
X
X
X
X
X
DS[1] DS[0]
HYB
X
X
X
X
X
X
DT
Data Byte
X
X
X
X
X
X
Revision 0.4
CN[1] CN[0]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
P1
X
X
X
X
X
X
X
X
LSB
P2
X
X
X
X
X
X
X
X
P: Period count MSB;
D: Direction bit;
DS: Dead time selection bits: ‘00’=2,
‘01’=4, ‘10’=6 and ‘11’=8 VCO clocks.
CN needs to be 00 to enable Period
offset. Period offset is not used when
either Incremental or Sweep Frequency
Tracking is active.
IDL: Sets idle mode;
HB: Enable half bridge operation if VDD
> HB
HYB: Enable hybrid speed control;
DT: Enable signal for increased dead
time;
Selection bits(DS[1:0]) are only valid
when DT=1;
Selection bits should not be changed
when the output driver is active.
Hybrid Speed register: 0… half bridge;
128…full bridge operation; linear
transition for values in between;
Default: 128. Values from 1 to 127 are
used for linear speed control.
Reserved register used for device test
only, not accessible during normal
operation.
th
;
Note
10 - 22