DK-RV-1.8-33 austriamicrosystems, DK-RV-1.8-33 Datasheet - Page 12

• Manufacturer Part Number: DK-RV-1.8-33
• Description: EVAL KIT SQUIGGLE MOTOR
• Manufacturer: austriamicrosystems
• Series: SQUIGGLE®r

Specifications of DK-RV-1.8-33

• Main Purpose: Power Management, Motor Control
• Utilized Ic / Part: SQL-RV-1.8-6-12, MC-3300-RV, NSD-2101
• Primary Attributes: Linear Motor, Driver
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Embedded: -
• Secondary Attributes: -

NSD-2101
Data Sheet - D e t a i l e d D e s c r i p t i o n
7.8 Pulse Counter
The pulse counter sets the number of pulses the motor should be active. When a new value is written to the pulse count register an internal
counter is started to count generated output pulses. Writing all zeros to the pulse counter stops the motor even if the previous set counter value
is not completed, all outputs pulled to ground. The same is valid for power down mode. Bit 6 in the pulse counter (d) is used to set the direction
of motor motion.
Table 11. Pulse Counter Values
7.9 Pulse Width Control
A register is used to define the duty cycle of the driver output signal. The default value for this register set during power up or power down (XPD
= LOW) is equal to 00h. In this case the default duty cycle of 50% is generated. The resulting duty cycle and resolution of single steps is
depending on the master clock frequency and the switching frequency of the driver output.
clock and 200kHz driver frequency. The value of the duty cycle register should not exceed 50.4% of the period counter value. Pulse Width
Modulation is used for speed control when motor is operating in half bridge mode.
Table 12. Pulse Width Register Values
If operating in half bridge mode, the pulse width can be used to adjust speed. At 50% the motor will operate at its maximum speed. To reduce the
speed, the pulse width may be reduced. However, below ~15%, there may not be enough energy in the signal to move the motor.
7.10 Phase Shift
A register is used to define the phase shift between the two phases of the driver output signal. The default value for this register set during power
up or power down (XPD = LOW) is equal to 00h. In this case the default phase shift of 90° is generated. The resulting phase shift and resolution
of single steps is depending on the master clock frequency and the switching frequency of the driver output.
25MHz master clock and 200kHz driver frequency. The value of the phase shift register should not exceed 50.4% of the period counter value.
Negative phase shift values are achieved by changing the direction bit: -160deg = 20deg and inverted direction bit.
Table 13. Phase Shift Register Values
www.austriamicrosystems.com/NSD-2101
XXXX X000 0000 0000
XXXX X100 0000 0000
Pulse Width Register
Pulse Counter Value
XXXX X111 1111 1111
Phase Shift Register
0000 0000
0000 0001
0000 0000
0000 0001
0010 0000
0000 1101
0001 1011
0011 0101
0000 1101
0000 1110
0011 1110
0011 1111
0001 1111
49.6/50.4
37.44
40.32
89.28
92.16
1024
2047
10.4
21.6
42.4
49.6
50.4
90.5
2.88
Typ
Typ
Typ
0.8
0
Revision 0.4
pulses
pulses
pulses
Unit
Unit
Unit
deg
deg
deg
deg
deg
deg
%
%
%
%
%
%
%
Table 12
Default (Normal for both SQL and UTAF)
Maximum possible number of pulses
provides an example for 25MHz master
Motor is off, driver outputs are low
Table 13
Conditions
Conditions
Conditions
default
provides an example for
12 - 22