ISL6744EVAL1Z Intersil, ISL6744EVAL1Z Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6744EVAL1Z
Manufacturer Part Number
ISL6744EVAL1Z
Description
EVAL BOARD 1 FOR ISL6744
Manufacturer
Intersil
Datasheet
1.ISL6744AUZ.pdf
(18 pages)
Specifications of ISL6744EVAL1Z
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Electrical Specifications
Absolute Maximum Ratings
Supply Voltage, V
OUTA, OUTB . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to V
Signal Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 5V
Peak GATE Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1A
ESD Classification
Operating Conditions
Temperature Range
Supply Voltage Range (Typical). . . . . . . . . . . . . . . . . . . . 9-16 VDC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
SUPPLY VOLTAGE
Start-Up Current, I
Operating Current, I
UVLO START Threshold
UVLO STOP Threshold
Hysteresis
CURRENT SENSE
Current Limit Threshold
CS to OUT Delay
CS Sink Current
Input Bias Current
PULSE WIDTH MODULATOR
Minimum Duty Cycle
Maximum Duty Cycle
C
SS to SS Comparator Input Gain
1. θ
2. All voltages are to be measured with respect to GND, unless otherwise specified.
Human Body Model (Per MIL-STD-883 Method 3015.7) . . .2000V
Machine Model (Per EIAJ ED-4701 Method C-111) . . . . . . . .100V
Charged Device Model (Per EOS/ESD DS5.3, 4/14/93) . . .1000V
T
to SS Comparator Input Gain
ISL6744AU . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to 105°C
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
DD
DD
PARAMETER
DD
. . . . . . . . . . . . . . . . . . . GND - 0.3V to +20.0V
4
Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application
schematic. 9V < V
T
A
= 25°C
D
V
R
C
(Note 4)
V
C
C
(Note 4)
(Note 4)
< 16V, R
DD
ERROR
LOAD
OUTA,B
T
T
= 470pF, R
= 470pF, R
< START Threshold
, C
TD
DD
TEST CONDITIONS
< C
= 1nF
OUTA,B
ISL6744
= 51.1kΩ, C
T
TD
TD
Offset
= 51.1kΩ
= 1.1kΩ (Note 4)
= 0
Thermal Information
Thermal Resistance (Typical, Note 1)
Maximum Junction Temperature . . . . . . . . . . . . . . . . -55°C to 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300°C
T
8 Lead MSOP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
8 Lead SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
= 470pF, T
A
= -40°C to 105°C (Note 4), Typical values are at
0.55
MIN
5.9
5.3
-1
8
-
-
-
-
-
-
-
-
-
-
TYP
2.89
6.3
5.7
0.6
0.6
0.8
35
10
94
99
5
1
-
-
-
MAX
0.65
175
8.5
6.6
6.3
1
0
-
-
-
-
-
-
-
-
September 22, 2005
θ
JA
UNITS
V/V
V/V
128
mA
mA
mA
FN9147.8
μA
μA
(°C/W)
98
ns
%
%
%
V
V
V
V